



# **EE5323 HOMEWORK #4**

KARTHESHWAR SHANMUGA SUNDARAM

5569005




# Question 1

The figure on the right shows the three stacked nmos (9 fin for each nmos)


The  $V_a$ ,  $V_b$  are swept from 0 to 0.7V in steps of 0.1V

$V_d=0.7V$ ,  $V_s=0V$



## Case I: Inputs $A=B=C=0.7V$ Load Line Analysis

**Input  $A=B=C=0.7V$ ,  $RVT, 7nm, 110C$**




The figure on the right shows the 3D plot of current vs  $V_a$ ,  $V_b$  which is plotted using Matlab

## Case I: Inputs $A=B=C=0.7V$ Load Line Analysis (cont.)

The figure on the right shows the intersection point of  $V_a$ ,  $V_b$


The point at which they intersect is  $V_a=0.2V$ ,  $V_b=0.1V$ , so this is the bias voltage.

The bias current is  $4.3\mu A$



## Case I: Inputs $A=B=C=0V$ Load Line Analysis

The figure on the right shows the 3D plot of current vs  $V_a$ ,  $V_b$




## Case I: Inputs $A=B=C=0V$ Load Line Analysis (cont.)

The figure on the right shows the intersection point of  $V_a$ ,  $V_b$

The point at which they intersect is  $V_a=0.1V$ ,  $V_b=0.05V$  and this is the bias voltage

The bias current is  $0.35nA$



# Matlab code for plotting the 3D load line analysis and intersection point

Matlab was used to plot the 3D graphs and surf is used to plot data, contour is used to find intersection

Code is attached in the zip file


Attached simulation files and netlist

## QUESTION 2 : Hold time 0 to 1

The figure on the right shows the hold time simulation.

If the data changes before 5ps after clock edge then transition can't be captured

Therefore the data should be at-least kept in stable state approx 5ps after clock edge






## Hold time 1 to 0

The figure in right shows the simulation of hold time for the transition 1 to 0.

The hold time in case of 1 to 0 is found to be before the clock edge.




## Setup time 0 to 1

The figure on the right shows the transition from 0 to 1 for a flip flop

It can be seen that if the input arrives after 95ps then the transition is not captured.

Therefore setup time is approx  $100(\text{clock edge}) - 95\text{ps} = 5\text{ps}$




## Setup 1 to 0

The figure on the right shows the transition from 1 to 0 for a flip flop


It can be seen that if the input arrives after a certain point then the transition cant be captured.

Therefore the input should arrive before the setup time



# T<sub>dc</sub> vs T<sub>cq</sub>

D Flip flop characteristics RVT, 7nm, 110degree



- Hold time for 1 to 0
- Hold time for 0 to 1
- Setup time for 0 to 1
- Setup time 1 to 0

5 % of the steady state value gives the timing requirement

- Hold time for 1 to 0 = -2.5ps
- Hold time for 0 to 1 = 5.5ps
- Setup time for 1 to 0 = 6.5ps
- Setup time for 0 to 1 = 9.5ps



5% of the steady state values can be the allowed values

The worst case setup time measured is 9.5ps

The worst case hold time measured is 5.5ps

The data should be arriving at the flip flop at these intervals before the clock edge

Question 3)

a) flip flop  $T_c \geq t_{cq} + t_{pd} + t_{setup} + t_{skew}$   
maximum propagation delay  
 $t_{pd} = T_c - t_{cq} - t_{setup} - t_{skew}$   
 $= 200 - 5 - 10 - 10$   
 $t_{pd} = 175 \text{ ps}$

b) two phased transparent latch

$$t_c = 2t_{dq} + t_{pd1} + t_{pd2}$$

$$t_{pd} = t_{pd1} + t_{pd2} = t_c - 2t_{dq}$$

$$= 200 - 10 = 190 \text{ ps}$$

$$t_{pd} = 190 \text{ ps}$$

Question 4)

a) flip flop  $t_{cq} + t_{pd} > t_{skew} + t_{hold}$   
 $t_{pd} > t_{hold} + t_{skew} - t_{cq}$   
 $t_{pd} > 5 + 10 - 5$   
 $t_{pd} \geq 10 \text{ ps}$   
 $\rightarrow \text{min prog delay} = 10 \text{ ps}$





www.srfconsulting.com

Project Name \_\_\_\_\_

Computation for \_\_\_\_\_

Project No. \_\_\_\_\_

Sheet \_\_\_\_\_ of \_\_\_\_\_

By \_\_\_\_\_ Date \_\_\_\_\_



Quality Management Check

Date \_\_\_\_\_

(b) Two phased transparent latch with 50% duty cycle

$$(t_{pd} + t_{cq}) > t_{hold} + t_{skew}$$

$$t_{pd} > t_{hold} + t_{skew} - t_{cq}$$

$$t_{pd} \geq 10 \text{ ps} \Rightarrow \text{min prog delay} = 10 \text{ ps}$$

(c) two phased transparent latch with 10 ps of nonoverlap between phases.

$$t_{pd} > t_{hold} + t_{skew} - t_{cq} - t_{nonoverlap}$$

$$t_{pd} > 5 + 10 - 5 - 10$$

$$t_{pd} > 0 \text{ ps} \Rightarrow \text{min prog delay} = 0 \text{ ps}$$

ERVICE • QUALITY • COLLABORATION