


- 61	NAVI MUMBAL
	The secretary larger of response and the
0:1.	A block set assosiative cache consists of 64
- 100 m	blocks divided into 4 block sets. The main memory
	contains 4096 blocks each consists of 128 words
0	of 16-bit length.
- 17	How many bits have there in main memory
	address? U:
11	How many bits are there in lache memory address
2 10 8	(TAO, SET C WORD FROM)?
1,101	ade is endown in a set for it to the following to
9	i) main memory size = 4,096 blocks × 128 word.
<u>- 101 as</u>	1 2 × 27 × 27
1 (4) (x 1 x	11.5 219 = 19 bits.
Jak 237	main memory address lines required is equal.
· · · · · · · · · · · · · · · · · · ·	William to 10 . Mall real real real real real real real r
1.8	in lache memory has by bocks divided into 4 bocks
1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	sets, thus each set has 16 blocks.
7	10-7- 400.723 (11/2)
27	BIOCK offset = + w.
with & i a	Block Size = 128 = 24 4
Whomas	Tag= Kemaining lines.
	- 19-4-4
JAMES AND	Tag = 8 address bones.
	AFT I Tag = 18 bits ich - Anna Land
	7 4 1 Math to put 1911 50
ACHONICA	They line Block
A. C. A. S. C. A.	Start and sense sense of the se
× 10	Sittings on a hock of a 18th takker ites dies it
A	Market Ma

0.16) explain how virtual address is translated to trysical address with suitable example.

-> i) The memory maragement unit or the paging unit is responsible to convert the virtual or linear address to physical address.

27 The address translation takes place as follows.



3) The address given by the processor i.e the linear or virtual address into the page number & the word number in that page.

4) The page number is checked for its presence in the main memory by comparing the entry for each page in the page table. If the page is present the word required is read from page in main memory.

5) if the page required by the processor is not in the main memory, the page fauld occurs & the required page is boded into the main memory by a special routine called as page fauld routine. This technique is called as demand paging it the page is brought from essential memory to main page is brought from essential memory to main memory only when required.

0.2 compare Interret - driver I/O & DIMA

Interrest driven I/o.

I) Interrupt driven 1/0 means cru issues commands to the 1/0 module their processed with its normal work until interrupted by 1/0 device on compulsion of its work.



	The second secon
رته ا	The problem with the programmed I o is the
er er er	brocessor has to walt a long time for the
	The module of concern to be ready for either
	The module of concern to be ready for either reception or transmission of more about.
8)	. The processor while waiting must repeatedly interr
- 10° N - 1	- ogate the status of I/o module. As a nesult the
·) ··	level of personnance of entire system is degraded.
47	The processor issues an I/o command to a module
	& then go on to do some other useful work.
10 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	The I/o module will then interrupt processor to
	recipiest, when it is ready to exchange data with
	processor.
1-1-1	
0.3	very-long instructor word (NLIW) architecture are
1 12 7 7 -	a suitable alternative dor exploiting Pristouction-
1571.	laid to rallation (TLP) in program, justily this
C Ca-	a suitable alternative for exploiting enstaudion- level parallelism (ILP) in program, justify this statements with a suitable example.
and the second	
(; 6	Nery-long instruction word (VLIW) architecture are a
3	anitable alternative yor explosing instruction-
	suitable alternative for explosing instruction- lare parallelism (ILP) in program, That is, for
	executing more than one basic (prointing) instruction
en all Lord	1 1 1960
27	These transcens contains multiple Junctional
	units, letch from the instruction cache a view
	containing several primitive instruction & dispatch
	entire virw don parallel execution.
37	Those Culpabilities are exploited vior parallel
	was it is high a energite into that my ground
	together independent primitive instauctions

4) The processors have relatively simple control lugic executable in parallel. because they do not person any dynamic scheduling

5] WITH has been described as a natural successor to Resc, because its moves complexity from hardware to compiler allowing simpler dester process orc.

The objective of the simplex desired the

6] The objective of ULIW is to eliminate the complicated instruction scheduling & parallel dispatch that occurs in most modern militoprocessor in theory. A NITW PROCESSOT.

I Direct memory access means upu grants I/o module authority to read from or write to memory without

of the previous ways To suffer from 2 inherent of the Ito transfer rate is limited by the speed by the processor is fied up in managin on I/o

transfer; a number of instautions, must be executed

when large volume efficient technique.

DMA is a more efficient technique.

4) The processor continues with other work it has delegated this I/O operation to the DMA module & that module will take care of it.

5) In programmed I 10 CPU takes care of whether the device is ready or not. Data maybe 1054. It is meaningful to vallow device to but the data directly to memory. This is called DMA.