

Lab 1 Report

Kartik Lakhotia (klakhoti@usc.edu)

Code: <https://github.com/kartiklakhotia/EE599> klakhoti 9258459798

1. Dense Matrix-Matrix Multiplication

Implemented using *rdy/valid* protocol. Every multiplier/adder can be fed a new input when *rdy* == 1 and the output can be read when *valid* == 1.

The *rdy/valid* signals for the entire dot product computer are derived from the *rdy* signal of 0^{th} stage multipliers and *valid* signal of final stage adder.

For n input multiplication, we need n multipliers.

Adders in r^{th} stage = $\frac{n}{2^r}$

For k bit inputs, bits needed to represent output = $2k + \log_2 n$

Total # adders = $n - 1$

Clocks required to produce first output = $\log_2 n$

Clocks required to multiply two $n \times n$ matrices = $n^2 + \log_2 n$

Input and output matrix values at the end of computation can be seen at the top left of the waveform below.


Inputs:

$$\text{a. } imat1 = \begin{bmatrix} 0 & 1 & 2 & 3 \\ 1 & 2 & 3 & 4 \\ 2 & 3 & 4 & 5 \\ 3 & 4 & 5 & 6 \end{bmatrix}, imat2 = \begin{bmatrix} 0 & 1 & 2 & 3 \\ 1 & 2 & 3 & 4 \\ 2 & 3 & 4 & 5 \\ 3 & 4 & 5 & 6 \end{bmatrix}$$


Output:

$$\text{2. } omat = imat1 * imat2 = \begin{bmatrix} 14 & 20 & 26 & 32 \\ 20 & 30 & 40 & 50 \\ 26 & 40 & 54 & 68 \\ 32 & 50 & 68 & 86 \end{bmatrix}$$


Simulation waveform (18 cycles to do 4×4 matrix multiplication):




Multiplier schematic



Adder Schematic :



Overall schematic (on next page):



SYNTHESIS Results

4×4 Matrix Multiplication

Resource Utilization – 1.2% LUTs utilized

Can fit 80 such dot product units

Hierarchy				
Name	Slice LUTs (14400)	Slice Registers (28800)	Bonded IOB (54)	BUFGCTRL (32)
> N dp	173	63	78	1

Hierarchy				
Name	Slice LUTs (14400)	Slice Registers (28800)	Bonded IOB (54)	BUFGCTRL (32)
> N dp	1.20%	0.22%	144.44%	3.13%

Timing Summary: Minimum Clock period = 2.1 ns

Create Clock							
Position	Clock Name	Period (ns)	Rise At (ns)	Fall At (ns)	Add Clock	Source Objects	Source File
1	clk	2.100	0.000	1.050	<input type="checkbox"/>	[get_ports clk]	<unsaved cc

Double click to create a Create Clock constraint

Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 0.055 ns	Worst Hold Slack (WHS): 0.149 ns	Worst Pulse Width Slack (WPWS): 0.508 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 87	Total Number of Endpoints: 87	Total Number of Endpoints: 64

All user specified timing constraints are met.

Power Consumption – 0.123 W, dynamic = 0.03 W


Summary

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 0.123 W
Design Power Budget: Not Specified
Power Budget Margin: N/A
Junction Temperature: 26.4°C
Thermal Margin: 73.6°C (6.2 W)
Effective θ_{JA} : 11.5°C/W
Power supplied to off-chip devices: 0 W
Confidence level: Low

[Launch Power Constraint Advisor](#) to find and fix invalid switching activity

On-Chip Power



8×8 Matrix Multiplication

Resource Utilization – 2.5% LUTs utilized

Can fit 40 such dot product computation units

The figure consists of two screenshots of a design tool's 'Utilization' report. The top screenshot shows the 'Hierarchy' view with a table of resource utilization for a component named 'dp'. The bottom screenshot shows the same report but with percentage utilization values added to the table.

Name	Slice LUTs (14400)	Slice Registers (28800)	Bonded IOB (54)	BUFGCTRL (32)
dp	359	135	142	1

Name	Slice LUTs (14400)	Slice Registers (28800)	Bonded IOB (54)	BUFGCTRL (32)
dp	2.49%	0.47%	262.96%	3.13%

Timing Summary

Position	Clock Name	Period (ns)	Rise At (ns)	Fall At (ns)	Add Clock	Source Objects	Source File	Scoped Cell	Current Instance
1	clk	2.000	0.000	1.000	<input type="checkbox"/>	[get_ports clk]	<unsaved co		

Double click to create a Create Clock constraint

Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): -0.167 ns	Worst Hold Slack (WHS): 0.147 ns	Worst Pulse Width Slack (WPWS): 0.408 ns
Total Negative Slack (TNS): -12.013 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 104	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 191	Total Number of Endpoints: 191	Total Number of Endpoints: 136

Timing constraints are not met.

Minimum Clock period = 2.17 ns

Power Consumption – 0.14 W, dynamic = 0.05 W

Tcl Console	Messages	Log	Reports	Design Runs	Power	Timing	Utilization
<div> <div> <div>Summary</div> <div> <div>Settings</div> <div>Summary (0.14 W, Margin: N/A)</div> <div>Power Supply</div> <div>Utilization Details</div> <div> <div>Hierarchical (0.048 W)</div> <div>Clocks (0.01 W)</div> <div> <div>Signals (0.005 W)</div> <div> <div>Data (0.005 W)</div> <div>Clock Enable (<0.001 W)</div> <div>Set/Reset (0 W)</div> <div>Logic (0.011 W)</div> <div>I/O (0.022 W)</div> </div> </div> </div> </div> </div> <div> <div>Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.</div> <div> <div>Total On-Chip Power: 0.14 W</div> <div>Design Power Budget: Not Specified</div> <div>Power Budget Margin: N/A</div> <div>Junction Temperature: 26.6°C</div> <div>Thermal Margin: 73.4°C (6.1 W)</div> <div>Effective θ_{JA}: 11.5°C/W</div> <div>Power supplied to off-chip devices: 0 W</div> <div>Confidence level: Low</div> <div> Launch Power Constraint Advisor to find and fix invalid switching activity </div> </div> </div> <div> <div>On-Chip Power</div> <div> <div> <div>34%</div> <div>66%</div> </div> <div> <div>Dynamic: 0.048 W (34%)</div> <div> <div> <div>22%</div> <div>11%</div> <div>22%</div> <div>45%</div> </div> <div> <div>Clocks: 0.010 W (22%)</div> <div>Signals: 0.005 W (11%)</div> <div>Logic: 0.011 W (22%)</div> <div>I/O: 0.022 W (45%)</div> </div> </div> <div> <div>Device Static: 0.092 W (66%)</div> </div> </div> </div> </div> </div>							

16 × 16 Matrix Multiplication

Resource Utilization – 5.1% LUTs utilized

Can fit 19 such dot product computation units

Name	^1	Slice LUTs (14400)	Slice Registers (28800)	Bonded IOB (54)	BUFGCTRL (32)
> N dp		734	279	270	1

Name	^1	Slice LUTs (14400)	Slice Registers (28800)	Bonded IOB (54)	BUFGCTRL (32)
> N dp		5.10%	0.97%	500.00%	3.13%

Timing Summary

Position	Clock Name	Period (ns)	Rise At (ns)	Fall At (ns)	Add Clock	Source Objects	Source File
1	clk	2.000	0.000	1.000	<input type="checkbox"/>	[get_ports clk]	<unsaved cc

Double click to create a Create Clock constraint

Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): -0.539 ns	Worst Hold Slack (WHS): 0.150 ns	Worst Pulse Width Slack (WPWS): 0.408 ns
Total Negative Slack (TNS): -81.018 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 232	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 399	Total Number of Endpoints: 399	Total Number of Endpoints: 280

Timing constraints are not met.

Minimum Clock period = 2.54 ns

Power Consumption – 0.15 W, dynamic = 0.06 W


Summary

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power:	0.149 W
Design Power Budget:	Not Specified
Power Budget Margin:	N/A
Junction Temperature:	26.7°C
Thermal Margin:	73.3°C (6.1 W)
Effective θ_{JA} :	11.5°C/W
Power supplied to off-chip devices:	0 W
Confidence level:	Low

[Launch Power Constraint Advisor](#) to find and fix invalid switching activity

On-Chip Power



32 × 32 Matrix Multiplication

Power Consumption – 0.184W, dynamic = 0.092W


Summary

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 0.184 W
Design Power Budget: Not Specified
Power Budget Margin: N/A
Junction Temperature: 27.1°C
Thermal Margin: 72.9°C (6.1 W)
Effective θ_{JA} : 11.5°C/W
Power supplied to off-chip devices: 0 W
Confidence level: Low

[Launch Power Constraint Advisor](#) to find and fix invalid switching activity

On-Chip Power




2. Odd-Even Transposition Sort

Simulation Results:


Input array is $arr[]$, where $arr[i] = 16 - i$

Output array is $opReg[]$ in which the elements are sorted in increasing order.


Number of clocks used to sort 16-elements = 16



Schematic:
Comparator



Full Design:



SYNTHESIS RESULTS:

16 – element Sorter

Resource Utilization – 2.26% of LUTs used

Name	^ 1	Slice LUTs (14400)	Slice Registers (28800)	Bonded IOB (54)	BUFGCTRL (32)
> N sort		326	137	262	1
Name	^ 1	Slice LUTs (14400)	Slice Registers (28800)	Bonded IOB (54)	BUFGCTRL (32)
> N sort		2.26%	0.48%	485.19%	3.13%

Timing Summary: Minimum clock period = 4.2 ns

Position	Clock Name	Period (ns)	Rise At (ns)	Fall At (ns)	Add Clock	Source Objects	Source File
1	clk	2.000	0.000	1.000	<input type="checkbox"/>	[get_ports clk]	<unsaved cc

Double click to create a Create Clock constraint

Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): -2.200 ns	Worst Hold Slack (WHS): 0.176 ns	Worst Pulse Width Slack (WPWS): 0.408 ns
Total Negative Slack (TNS): -262.828 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 258	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 274	Total Number of Endpoints: 274	Total Number of Endpoints: 138

Timing constraints are not met.


Power Consumption: 0.251 W, dynamic power = 0.16 W

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power:	0.251 W
Design Power Budget:	Not Specified
Power Budget Margin:	N/A
Junction Temperature:	27.9°C
Thermal Margin:	72.1°C (6.0 W)
Effective θ_{JA} :	11.5°C/W
Power supplied to off-chip devices:	0 W
Confidence level:	Low

[Launch Power Constraint Advisor](#) to find and fix invalid switching activity

On-Chip Power



32 – element sorter

Resource Utilization – 4.3% LUTs used

Name	^ 1	Slice LUTs (14400)	Slice Registers (28800)	Bonded IOB (54)	BUFGCTRL (32)
> N sort		615	264	518	1

Name	^ 1	Slice LUTs (14400)	Slice Registers (28800)	Bonded IOB (54)	BUFGCTRL (32)
> N sort		4.27%	0.92%	959.26%	3.13%

Timing Summary: Minimum clock period = 4.3ns

Position	Clock Name	Period (ns)	Rise At (ns)	Fall At (ns)	Add Clock	Source Objects	Source File	Scoped Cell	Current Instance
1	clk	4.200	0.000	2.100	<input type="checkbox"/>	[get_ports clk]	<unsaved c		

Double click to create a Create Clock constraint

Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): -0.044 ns	Worst Hold Slack (WHS): 0.136 ns	Worst Pulse Width Slack (WPWS): 1.600 ns
Total Negative Slack (TNS): -1.521 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 240	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 528	Total Number of Endpoints: 528	Total Number of Endpoints: 265

Timing constraints are not met.

Power Consumption: 0.47W, dynamic = 0.37W


Summary

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power:	0.468 W
Design Power Budget:	Not Specified
Power Budget Margin:	N/A
Junction Temperature:	30.4°C
Thermal Margin:	69.6°C (5.8 W)
Effective θ_{JA} :	11.5°C/W
Power supplied to off-chip devices:	0 W
Confidence level:	Low

[Launch Power Constraint Advisor](#) to find and fix invalid switching activity

On-Chip Power



64 – element Sorter

Resource Utilization – 9.9% LUTs used

Name ^ 1	Slice LUTs (14400)	Slice Registers (28800)	Bonded IOB (54)	BUFGCTRL (32)
N sort	1419	539	1030	1

Name ^ 1	Slice LUTs (14400)	Slice Registers (28800)	Bonded IOB (54)	BUFGCTRL (32)
N sort	9.85%	1.87%	1907.41%	3.13%

Timing Summary: Minimum clock period = 4.3 ns

Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): -0.216 ns	Worst Hold Slack (WHS): 0.136 ns	Worst Pulse Width Slack (WPWS): 1.500 ns
Total Negative Slack (TNS): -98.846 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 496	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 1078	Total Number of Endpoints: 1078	Total Number of Endpoints: 540

Timing constraints are not met.

Position	Clock Name	Period (ns)	Rise At (ns)	Fall At (ns)	Add Clock	Source Objects	Source File	Source
1	clk	4.000	0.000	2.000	<input type="checkbox"/>	[get_ports clk]	<unsaved co	

Double click to create a Create Clock constraint

Power Consumption: 0.76 W, dynamic = 0.66 W

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 0.759 W
Design Power Budget: Not Specified
Power Budget Margin: N/A
Junction Temperature: 33.7°C
 Thermal Margin: 66.3°C (5.5 W)
 Effective θ_{JA} : 11.5°C/W
 Power supplied to off-chip devices: 0 W
 Confidence level: Low

[Launch Power Constraint Advisor](#) to find and fix invalid switching activity

On-Chip Power

