Tutorial 6 VHDL


Kartik Patel 13116036

1. 8x1 enable Low Multiplexer


end Behavioral;

```
Code:
 library IEEE;
 use IEEE.STD LOGIC 1164.ALL;
 entity MUX_8x1 is
   port (input7: in std logic;
       input6: in std logic;
       input5: in std logic;
       input4: in std_logic;
       input3: in std logic;
       input2: in std logic;
       input1: in std logic;
       input0: in std logic;
       EN L: in std logic;
       SEL: in BIT vector(2 downto 0);
       output : out std logic := '0');
 end MUX 8x1;
 architecture Behavioral of MUX 8x1 is
begin
   p1 : process(SEL, EN L, input0, input1, input2, input3, input4,
 input5, input6, input7)
     begin
       if EN L = '0' then
         case SEL is
           when "000" => output<=input0;</pre>
           when "001" => output<=input1;</pre>
           when "010" => output<=input2;</pre>
           when "011" => output<=input3;</pre>
           when "100" => output<=input4;</pre>
           when "101" => output<=input5;</pre>
           when "110" => output<=input6;</pre>
           when "111" => output<=input7;
         end case;
       end if;
     end process;
```

Simulation:




RTL Schematic:



2. 4- Bit Combined Adder/Subtractor:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity FOUR_BIT_COMB_ADDSUB is
port ( a0, a1, a2, a3 : in std_logic;
   b0, b1, b2, b3 : in std_logic;
   m : in std_logic;
```

```
cout : out std logic;
    sum0, sum1, sum2, sum3 : out std logic;
    overflow : out std logic);
end FOUR BIT COMB ADDSUB;
architecture Behavioral of FOUR BIT_COMB ADDSUB is
signal c0, c1, c2, c3, c4 : std logic;
begin
  c0 \ll m;
process(a0, a1, a2, a3, b0, b1, b2, b3, m, c0)
begin
  if m='1' then
       sum0 \le (a0 xor (not b0)) xor c0;
       c1 \le (c0 \text{ and } (a0 \text{ xor } (not b0))) \text{ or } (a0 \text{ and } (not b0));
       sum1 <= (a1 xor (not b1)) xor c1;</pre>
       c2 \le (c1 \text{ and } (a1 \text{ xor } (\text{not } b1))) \text{ or } (a1 \text{ and } (\text{not } b1));
       sum2 \le (a2 xor (not b2)) xor c2;
       c3 \le (c2 \text{ and } (a2 \text{ xor } (\text{not } b2))) \text{ or } (a2 \text{ and } (\text{not } b2));
       sum3 \le (a3 xor (not b3)) xor c3;
       c4 \le (c3 \text{ and } (a3 \text{ xor } (\text{not } b3))) \text{ or } (a3 \text{ and } (\text{not } b3));
  elsif m='0' then
       sum0 \le (a0 xor b0) xor c0;
       c1 \le (c0 \text{ and } (a0 \text{ xor } b0)) \text{ or } (a0 \text{ and } b0);
       sum1 <= (a1 xor b1) xor c1;
       c2 \le (c1 \text{ and } (a1 \text{ xor } b1)) \text{ or } (a1 \text{ and } b1);
       sum2 \le (a2 xor b2) xor c2;
       c3 \le (c2 \text{ and } (a2 \text{ xor } b2)) \text{ or } (a2 \text{ and } b2);
       sum3 \le (a3 xor b3) xor c3;
       c4 \le (c3 \text{ and } (a3 \text{ xor } b3)) \text{ or } (a3 \text{ and } b3);
  end if;
end process;
cout <= c4;
overflow <= (c3 xor c4);</pre>
end Behavioral;
```



Synthesis Report:

7) Low Level Synthesis 8) Partition Report 9) Final Report

Target Device

```
Release 8.2i - xst I.31
Copyright (c) 1995-2006 Xilinx, Inc. All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.27 s | Elapsed : 0.00 / 0.00 s
--> Parameter xsthdpdir set to ./xst
CPU: 0.00 / 0.27 s | Elapsed: 0.00 / 0.00 s
--> Reading design: FOUR BIT COMB ADDSUB.prj
TABLE OF CONTENTS
 1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
    5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
    6.1) Advanced HDL Synthesis Report
```

```
______
              Synthesis Options Summary
______
---- Source Parameters
                      : "FOUR BIT COMB ADDSUB.prj"
Input File Name
Input Format
                      : mixed
Ignore Synthesis Constraint File : NO
---- Target Parameters
Output File Name
                       : "FOUR BIT COMB ADDSUB"
                       : NGC
Output Format
```

: Automotive CoolRunner2

```
---- Source Options
Automatic FSM Extraction
FSM Encoding Algorithm
Mux Extraction
                       : FOUR_BIT_COMB_ADDSUB
                        : YES
                        : Auto
                        : YES
Resource Sharing
                        : YES
---- Target Options
                      : YES
Add IO Buffers
                       : YES
MACRO Preserve
XOR Preserve
                        : YES
Equivalent register Removal : YES
---- General Options
Optimization Goal
                      : Speed
Optimization Effort
                       : 1
Keep Hierarchy
                       : YES
RTL Output
                       : Yes
Hierarchy Separator
                       : /
Bus Delimiter
                       : <>
Case Specifier
                        : maintain
---- Other Options
                        : FOUR BIT COMB ADDSUB.lso
lso
                        : YES
verilog2001
safe_implementation
                        : No
Clock Enable
                       : YES
wysiwyg
                        : NO
______
______
                 HDL Compilation
______
Compiling vhdl file "E:/Programs/VHDL/Tutorial6
VHDL/TUT2 FOUR BIT COMB ADDSUB/FOUR BIT COMB ADDSUB.vhd" in Library work.
Entity <four_bit_comb_addsub> compiled.
Entity <four_bit_comb_addsub> (Architecture <behavioral>) compiled.
______
     Design Hierarchy Analysis
______
Analyzing hierarchy for entity <FOUR_BIT_COMB_ADDSUB> in library <work> (architecture
<behavioral>).
Building hierarchy successfully finished.
______
                   HDL Analysis
______
Analyzing Entity <FOUR BIT COMB ADDSUB> in library <work> (Architecture
<behavioral>).
Entity <FOUR BIT COMB ADDSUB> analyzed. Unit <FOUR BIT COMB ADDSUB> generated.
```

* HDL Synthesis *

```
Performing bidirectional port resolution...
Synthesizing Unit <FOUR BIT COMB ADDSUB>.
   Related source file is "E:/Programs/VHDL/Tutorial6
VHDL/TUT2_FOUR_BIT_COMB_ADDSUB/FOUR_BIT_COMB_ADDSUB.vhd".
   Found 1-bit xor2 for signal <overflow>.
   Found 1-bit xor2 for signal <$xor0000> created at line 20.
   Found 1-bit xor2 for signal <$xor0001> created at line 29.
   Found 1-bit xor2 for signal <$xor0002> created at line 22.
   Found 1-bit xor2 for signal <$xor0003> created at line 31.
   Found 1-bit xor2 for signal <$xor0004> created at line 24.
   Found 1-bit xor2 for signal <$xor0005> created at line 33.
   Found 1-bit xor2 for signal <$xor0006> created at line 26.
   Found 1-bit xor2 for signal <$xor0007> created at line 35.
   Found 1-bit xor2 for signal <$xor0032> created at line 21.
   Found 1-bit xor2 for signal <$xor0033> created at line 30.
   Found 1-bit xor2 for signal <$xor0034> created at line 23.
   Found 1-bit xor2 for signal <$xor0035> created at line 32.
   Found 1-bit xor2 for signal <$xor0036> created at line 25.
   Found 1-bit xor2 for signal <$xor0037> created at line 34.
   Found 1-bit xor2 for signal <$xor0038> created at line 27.
   Found 1-bit xor2 for signal <$xor0039> created at line 36.
   Found 1-bit xor2 for signal <$xor0040> created at line 20.
   Found 1-bit xor2 for signal <$xor0041> created at line 22.
   Found 1-bit xor2 for signal <$xor0042> created at line 24.
   Found 1-bit xor2 for signal <$xor0043> created at line 26.
   Summary:
  inferred 21 Xor(s).
Unit <FOUR BIT COMB ADDSUB> synthesized.
______
HDL Synthesis Report
Macro Statistics
                                         : 21
# Xors
1-bit xor2
______
                 Advanced HDL Synthesis
______
______
Advanced HDL Synthesis Report
Found no macro
______
______
                  Low Level Synthesis
______
Optimizing unit <FOUR BIT COMB ADDSUB> ...
______
                   Partition Report
______
```


Partition Implementation Status

No Partitions were found in this design.

Number of infos : 0 (0 filtered)

```
______
                    Final Report
______
Final Results
RTL Top Level Output File Name : FOUR_BIT_COMB_ADDSUB.ngr
Top Level Output File Name : FOUR_BIT_COMB_ADDSUB
                          : NGC
Output Format
Optimization Goal
                          : Speed
                          : YES
Keep Hierarchy
                         : Automotive CoolRunner2
Target Technology
                          : YES
Macro Preserve
                         : YES
XOR Preserve
Clock Enable
                         : YES
wysiwyg
                         : NO
Design Statistics
# IOs
                         : 15
Cell Usage :
# BELS
                          : 68
   AND2
                          : 22
    INV
                          : 11
    OR2
                          : 11
    XOR2
                          : 24
# IO Buffers
                          : 15
    IBUF
                          : 9
    OBUF
                          : 6
______
CPU : 6.11 / 6.39 s | Elapsed : 6.00 / 6.00 s
Total memory usage is 142148 kilobytes
Number of errors : 0 ( 0 filtered)
Number of warnings: 0 ( 0 filtered)
```

RTL Schematic:




3. 8-bit Priority Encoder:

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity EIGHT BIT PRI ENCODER is
  port ( EI : in std_logic;
       I0, I1, I2, I3 : in std_logic;
       I4, I5, I6, I7 : in std logic;
       A2, A1, A0 : out std logic := '0';
       EO : out std_logic := '1';
       GS : out std_logic := '0');
end EIGHT_BIT_PRI_ENCODER;
architecture Behavioral of EIGHT_BIT_PRI_ENCODER is
  pl: process(EI, I0, I1, I2, I3, I4, I5, I6, I7)
  begin
    if EI = '1' then
     A2 <= '1';
      A1 <= '1';
      A0 <= '1';
      GS <= '1';
      EO <= '1';
    elsif I7 = '0' then
     A2 <= '0';
     A1 <= '0';
     A0 <= '0';
     GS <= '0';
     EO <= '1';
    elsif I6 = '0' then
     A2 <= '0';
      A1 <= '0';
      A0 <= '1';
      GS <= '0';
```

```
EO <= '1';
   elsif I5 = '0' then
     A2 <= '0';
     A1 <= '1';
     A0 <= '0';
     GS <= '0';
     EO <= '1';
   elsif I4 = '0' then
     A2 <= '0';
     A1 <= '1';
     A0 <= '1';
     GS <= '0';
     EO <= '1';
   elsif I3 = '0' then
     A2 <= '1';
     A1 <= '0';
     A0 <= '0';
     GS <= '0';
     EO <= '1';
   elsif I2 = '0' then
     A2 <= '1';
     A1 <= '0';
     A0 <= '1';
     GS <= '0';
     EO <= '1';
   elsif I1 = '0' then
     A2 <= '1';
     A1 <= '1';
     A0 <= '0';
     GS <= '0';
     EO <= '1';
   elsif I0 = '0' then
     A2 <= '1';
     A1 <= '1';
     A0 <= '1';
     GS <= '0';
     EO <= '1';
   else
     A2 <= '1';
     A1 <= '1';
     A0 <= '1';
     GS <= '1';
    EO <= '0';
   end if;
 end process;
end Behavioral;
```

Simulation:



Synthesis Report:

```
Release 8.2i - xst I.31
```

Copyright (c) 1995-2006 Xilinx, Inc. All rights reserved.

--> Parameter TMPDIR set to ./xst/projnav.tmp

CPU : 0.00 / 0.28 s | Elapsed : 0.00 / 0.00 s

--> Parameter xsthdpdir set to ./xst

CPU : 0.00 / 0.28 s | Elapsed : 0.00 / 0.00 s

--> Reading design: EIGHT BIT PRI ENCODER.prj

TABLE OF CONTENTS

- 1) Synthesis Options Summary
- 2) HDL Compilation
- 3) Design Hierarchy Analysis
- 4) HDL Analysis
- 5) HDL Synthesis
 - 5.1) HDL Synthesis Report
- 6) Advanced HDL Synthesis
 - 6.1) Advanced HDL Synthesis Report
- 7) Low Level Synthesis
- 8) Partition Report
- 9) Final Report

* Synthesis Options Summary *
---- Source Parameters

Input File Name : "EIGHT_BIT_PRI_ENCODER.prj"

Input Format : mixed
Ignore Synthesis Constraint File : NO

---- Target Parameters

```
Output Format
                         : NGC
Target Device
                         : Automotive CoolRunner2
---- Source Options
Top Module Name
                        : EIGHT BIT PRI ENCODER
Automatic FSM Extraction
                        : YES
FSM Encoding Algorithm
                        : Auto
Mux Extraction
                        : YES
Resource Sharing
                        : YES
---- Target Options
Add IO Buffers
                        : YES
MACRO Preserve
                        : YES
XOR Preserve
                        : YES
Equivalent register Removal : YES
---- General Options
Optimization Goal
                        : Speed
Optimization Effort
                         : 1
                        : YES
Keep Hierarchy
RTL Output
                        : Yes
Hierarchy Separator
                         : /
Bus Delimiter
                        : <>
Case Specifier
                        : maintain
---- Other Options
lso
                        : EIGHT BIT PRI ENCODER.lso
verilog2001
                         : YES
safe implementation
                         : No
Clock Enable
                         : YES
                         : NO
wysiwyg
______
______
                  HDL Compilation
______
Compiling vhdl file "E:/Programs/VHDL/Tutorial6
VHDL/TUTQ3 8BIT PRI ENCODER/EIGHT BIT PRI ENCODER.vhd" in Library work.
Entity <eight bit pri encoder> compiled.
Entity <eight bit pri encoder> (Architecture <behavioral>) compiled.
______
              Design Hierarchy Analysis
______
Analyzing hierarchy for entity <EIGHT_BIT_PRI ENCODER> in library <work>
(architecture <behavioral>).
Building hierarchy successfully finished.
______
```

: "EIGHT BIT PRI ENCODER"

Output File Name

* HDL Analysis	*
Analyzing Entity <eight_bit_pri_encoder> in librar <behavioral>). <pre>Entity <eight_bit_pri_encoder> analyzed. Unit <eig< pre=""></eig<></eight_bit_pri_encoder></pre></behavioral></eight_bit_pri_encoder>	
* HDL Synthesis	*
Performing bidirectional port resolution	
Synthesizing Unit <eight_bit_pri_encoder>. Related source file is "E:/Programs/VHDL/Tutor VHDL/TUTQ3_8BIT_PRI_ENCODER/EIGHT_BIT_PRI_ENCODER. Unit <eight_bit_pri_encoder> synthesized.</eight_bit_pri_encoder></eight_bit_pri_encoder>	
HDL Synthesis Report	
Found no macro	
* Advanced HDL Synthesis	*
======================================	
Found no macro	
* Low Level Synthesis	*
Optimizing unit <eight_bit_pri_encoder></eight_bit_pri_encoder>	
* Partition Report	*
Partition Implementation Status	
No Partitions were found in this design.	

```
______
                     Final Report
______
Final Results
RTL Top Level Output File Name : EIGHT_BIT_PRI_ENCODER.ngr
Top Level Output File Name : EIGHT_BIT_PRI_ENCODER
                          : NGC
Output Format
Optimization Goal
                          : Speed
Keep Hierarchy
                          : YES
Target Technology
                          : Automotive CoolRunner2
Macro Preserve
                          : YES
XOR Preserve
                          : YES
Clock Enable
                          : YES
wysiwyg
                           : NO
Design Statistics
# IOs
                           : 14
Cell Usage :
                          : 31
# BELS
   AND2
                          : 6
                          : 1
    AND4
    AND8
                           : 1
#
    INV
#
                          : 13
    OR2
                          : 8
     OR3
                          : 1
    OR8
                          : 1
# IO Buffers
                          : 14
                           : 9
    IBUF
     OBUF
                          : 5
______
CPU : 6.33 / 6.61 s | Elapsed : <math>6.00 / 6.00 s
-->
```


Total memory usage is 141956 kilobytes

Number of errors : 0 (0 filtered)

Number of warnings : 0 (0 filtered)

Number of infos : 0 (0 filtered)

RTL Schematic:




4. Schematic Solution:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity SCH SOL is
port (A, B, C, D, E, F: in std logic;
        01,02,03,04,05,06,07,08: out std logic);
end SCH SOL;
architecture Behavioral of SCH SOL is
begin
O1 <= A or B or C or D;
O2 \le A \text{ or } B \text{ or (not C) or D;}
O3 \le A \text{ or } B \text{ or } C \text{ or (not D)};
O4 \le A \text{ or } B \text{ or (not(C and D));}
O5 \le not(E \text{ and } F) \text{ and } (not(C \text{ or } D));
O6 \le not(E \text{ and } F) \text{ and } C \text{ and } (not D);
O7 \le not(E \text{ and } F) \text{ and } (not C) \text{ and } D;
O8 \le not(E \text{ and } E) \text{ and } C \text{ and } D;
end Behavioral;
```

Test Bench Simulation:



RTL Schematic:



5. 4 Bit Comparator

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity FOUR_BIT_COMP is
  port (X3, X2, X1, X0 : in std_logic;
     Y3, Y2, Y1, Y0 : in std_logic;
     G : out std_logic;
     L : out std_logic;
     E : out std_logic);
end FOUR BIT COMP;
```

architecture Behavioral of FOUR_BIT_COMP is
begin


 $G \le (X3 \text{ and (not } Y3)) \text{ or ((X3 xnor } Y3)) \text{ and (X2 and (not } Y2))) \text{ or ((X3 xnor } Y3)) and (X2 xnor Y2)) and (X1 and (not Y1))) or ((X3 xnor Y3)) and (X2 xnor Y2)) and (X1 xnor Y1) and (X0 and (not Y0)));$

 $L \le (Y3 \text{ and (not } X3)) \text{ or ((X3 xnor } Y3) \text{ and (Y2 and (not } X2))) \text{ or ((X3 xnor } Y3) \text{ and (X2 xnor } Y2) \text{ and (Y1 and (not } X1))) \text{ or ((X3 xnor } Y3) \text{ and (X2 xnor } Y2) \text{ and (X1 xnor } Y1) \text{ and (Y0 and (not } X0)));}$

 $E \le (X3 \text{ xnor } Y3)$ and (X2 xnor Y2) and (X1 xnor Y1) and (X0 xnor Y0);

end Behavioral;

Test Bench Simulation:



Synthesis Report:

```
Release 8.2i - xst I.31
Copyright (c) 1995-2006 Xilinx, Inc. All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU: 0.00 / 0.27 s | Elapsed: 0.00 / 0.00 s
--> Parameter xsthdpdir set to ./xst
CPU: 0.00 / 0.27 s | Elapsed: 0.00 / 0.00 s
--> Reading design: FOUR_BIT_COMP.prj
```

TABLE OF CONTENTS

- 1) Synthesis Options Summary
- 2) HDL Compilation
- 3) Design Hierarchy Analysis
- 4) HDL Analysis
- 5) HDL Synthesis
 - 5.1) HDL Synthesis Report
- 6) Advanced HDL Synthesis
 - 6.1) Advanced HDL Synthesis Report
- 7) Low Level Synthesis
- 8) Partition Report
- 9) Final Report

* Synthesis Options Summary *

```
---- Source Parameters
Input File Name
                      : "FOUR BIT COMP.prj"
Input Format
                      : mixed
Ignore Synthesis Constraint File : NO
---- Target Parameters
Output File Name
                      : "FOUR BIT COMP"
Output Format
                      : NGC
                      : Automotive CoolRunner2
Target Device
---- Source Options
                      : FOUR_BIT_COMP
Top Module Name
Automatic FSM Extraction
FSM Encoding Algorithm
                      : YES
                      : Auto
                      : YES
Mux Extraction
Resource Sharing
                       : YES
---- Target Options
Add IO Buffers
                      : YES
MACRO Preserve
                      : YES
XOR Preserve
                       : YES
Equivalent register Removal
                      : YES
---- General Options
Optimization Goal
                      : Speed
                      : 1
Optimization Effort
Keep Hierarchy
                       : YES
RTL Output
                      : Yes
Hierarchy Separator
                      : /
Bus Delimiter
                      : <>
                      : maintain
Case Specifier
---- Other Options
                      : FOUR BIT COMP.lso
150
verilog2001
                      : YES
safe implementation
                      : No
Clock Enable
                       : YES
wysiwyg
______
______
      HDL Compilation
______
Compiling vhdl file "E:/Programs/VHDL/Tutorial6
VHDL/TUTQ5_FOUR_BIT_COMP/FOUR_BIT_COMP.vhd" in Library work.
Architecture behavioral of Entity four_bit_comp is up to date.
______
* Design Hierarchy Analysis
______
Analyzing hierarchy for entity <FOUR_BIT_COMP> in library <work> (architecture
<behavioral>).
Building hierarchy successfully finished.
______
              HDL Analysis
______
Analyzing Entity <FOUR BIT COMP> in library <work> (Architecture <br/> <br/>behavioral>).
Entity <FOUR BIT COMP> analyzed. Unit <FOUR BIT COMP> generated.
______
                HDL Synthesis
______
```


```
Performing bidirectional port resolution...
Synthesizing Unit <FOUR BIT COMP>.
  Related source file is "E:/Programs/VHDL/Tutorial6
VHDL/TUTQ5 FOUR BIT COMP/FOUR BIT COMP.vhd".
  Found 1-bit xor2 for signal <$xor0000>.
  Found 1-bit xor2 for signal <$xor0001>.
  Found 1-bit xor2 for signal <$xor0002>.
  Found 1-bit xor2 for signal <$xor0003>.
  Summary:
   inferred
         4 Xor(s).
Unit <FOUR_BIT_COMP> synthesized.
______
HDL Synthesis Report
Macro Statistics
# Xors
                               : 4
1-bit xor2
______
______
* Advanced HDL Synthesis
______
______
Advanced HDL Synthesis Report
Found no macro
______
______
     Low Level Synthesis
______
Optimizing unit <FOUR_BIT_COMP> ...
______
              Partition Report
______
Partition Implementation Status
 No Partitions were found in this design.
______
               Final Report
______
Final Results
RTL Top Level Output File Name : FOUR_BIT_COMP.ngr
Top Level Output File Name : FOUR_BIT_COMP
Output Format
                   : NGC
                   : Speed
Optimization Goal
Keep Hierarchy
                    : YES
Target Technology
                   : Automotive CoolRunner2
Macro Preserve
                   : YES
XOR Preserve
                   : YES
Clock Enable
                    : YES
                    : NO
wysiwyg
Design Statistics
                   : 11
```

IOs

```
# BELS
                                             : 39
         AND2
                                             : 2
#
         AND3
         AND4
                                              : 3
#
        AND5
                                             : 2
#
         INV
                                             : 24
                                             : 2
         OR4
         XOR2
                                             : 4
# IO Buffers
                                              : 11
                                             : 8
       IBUF
        OBUF
                                             : 3
CPU : 6.42 / 6.70 s | Elapsed : 6.00 / 6.00 s
Total memory usage is 141316 kilobytes
Number of errors : 0 ( 0 filtered)
Number of warnings : 0 ( 0 filtered)
Number of infos : 0 ( 0 filtered)
```

RTL Schematic:


Cell Usage :



6. Digital Display:

```
a <= (not EN) and (((X3 xnor X1) and (X2 xnor X0)) or X3 or X1);
b <= (not EN) and ((not X2) or (X1 xnor X0));
c <= (not EN) and (X2 or (not X1) or X0);
d <= (not EN) and (X3 or (X1 and (not X0)) or ((not X0) and (not X2)) or
((not X3) and X0 and (X2 xor X1)));
e <= (not EN) and ((not X0) and (X1 or (not X2)));
f <= (not EN) and (((not X1) and ((not X0) or X2)) or ((not X0) and X2)
or X3);
g <= (not EN) and ((X3 and (not X2)) or (X1 and (not X0)) or (X1 xor
X2));
end Behavioral;</pre>
```

Test Bench Simulation:



Synthesis Report:

```
Release 8.2i - xst I.31
Copyright (c) 1995-2006 Xilinx, Inc. All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU: 0.00 / 0.28 s | Elapsed: 0.00 / 1.00 s
--> Parameter xsthdpdir set to ./xst
CPU: 0.00 / 0.28 s | Elapsed: 0.00 / 1.00 s
--> Reading design: DISPLAY.prj
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
 3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
```

* Synthesis Options Summary *

```
Input Format
                      : mixed
Ignore Synthesis Constraint File : NO
---- Target Parameters
                      : "DISPLAY"
Output File Name
Output Format
                      : NGC
Target Device
                      : Automotive CoolRunner2
---- Source Options
Top Module Name
                     : DISPLAY
Automatic FSM Extraction
FSM Encoding Algorithm
                      : YES
FSM Encoding Algorithm
                     : Auto
Mux Extraction
                     : YES
Resource Sharing
                      : YES
---- Target Options
Add IO Buffers
                     : YES
MACRO Preserve
                      : YES
XOR Preserve
                      : YES
Equivalent register Removal
---- General Options
Optimization Goal
                     : Speed
Optimization Effort
                     : 1
Keep Hierarchy
                      : YES
RTL Output
Hierarchy Separator
                      : /
Bus Delimiter
                      : <>
Case Specifier
                     : maintain
---- Other Options
verilog2001
                     : DISPLAY.lso
                      : YES
safe implementation
                      : No
Clock Enable
                      : YES
wysiwyg
_____
______
        HDL Compilation
______
Compiling vhdl file "E:/Programs/VHDL/Tutorial6 VHDL/TUTQ6 DISPLAY/DISPLAY.vhd" in
Library work.
Entity <DISPLAY> compiled.
Entity <DISPLAY> (Architecture <Behavioral>) compiled.
______
* Design Hierarchy Analysis
______
Analyzing hierarchy for entity <DISPLAY> in library <work> (architecture <Behavioral>).
Building hierarchy successfully finished.
______
     HDL Analysis
______
Analyzing Entity <DISPLAY> in library <work> (Architecture <Behavioral>).
Entity <DISPLAY> analyzed. Unit <DISPLAY> generated.
______
           HDL Synthesis
______
Performing bidirectional port resolution...
```

: "DISPLAY.prj"

Input File Name

```
Synthesizing Unit <DISPLAY>.
  Related source file is "E:/Programs/VHDL/Tutorial6 VHDL/TUTQ6 DISPLAY.vhd".
  Found 1-bit xor2 for signal <$xor0014>.
  Found 1-bit xor2 for signal <$xor0015>.
  Found 1-bit xor2 for signal <$xor0016> created at line 15.
  Summarv:
   inferred 3 Xor(s).
Unit <DISPLAY> synthesized.
______
HDL Synthesis Report
Macro Statistics
# Xors
                                : 3
1-bit xor2
______
______
             Advanced HDL Synthesis
______
______
Advanced HDL Synthesis Report
Found no macro
______
              Low Level Synthesis
______
Optimizing unit <DISPLAY> ...
______
               Partition Report
______
Partition Implementation Status
No Partitions were found in this design.
_____
______
                Final Report
______
Final Results
RTL Top Level Output File Name : DISPLAY.ngr
Top Level Output File Name : DISPLAY
                    : DISPLAY
Top Level Output File Name
Output Format
                    : NGC
Optimization Goal
                    : Speed
Keep Hierarchy
                    : YES
Target Technology
                    : Automotive CoolRunner2
Macro Preserve
                    : YES
XOR Preserve
                    : YES
                    : YES
Clock Enable
wysiwyg
                    : NO
Design Statistics
# IOs
                    : 12
Cell Usage :
```

: 49


BELS

```
#
    AND2
                         : 12
#
     AND3
                         : 1
#
     INV
                         : 20
     OR2
                         : 12
#
#
     OR3
                         : 1
     XOR2
                         : 3
#
# IO Buffers
                         : 12
     IBUF
                         : 5
     OBUF
                         : 7
______
CPU : 6.38 / 6.67 s | Elapsed : 6.00 / 7.00 s
```

Total memory usage is 142148 kilobytes

Number of errors : 0 (0 filtered) Number of warnings: 0 (0 filtered) Number of infos : 0 (0 filtered)

RTL Schematic:



7. ALU:


```
VHDL Code:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity ALU is
  port (SEL : in std logic vector(2 downto 0);
      Cin : in std logic;
      M : in std logic;
      A0, A1, A2, A3 : in std logic;
      B0, B1, B2, B3 : in std logic;
      OVR : out std logic;
      COUT : out std logic;
      F0, F1, F2, F3 : out std_logic);
end ALU;
architecture Behavioral of ALU is
signal c0, c1, c2, c3 : std logic;
begin
  pmain: process(M, A0, A1, A2, A3, B0, B1, B2, B3, SEL, Cin)
  begin
    if SEL="000" and M='0' then
      if Cin='1' then
        FO \ll AO;
        F1 <= A1;
        F2 <= A2;
        F3 <= A3;
        OVR <= '0';
        COUT <= '0';
      elsif Cin='0' then
        F0 <= not A0;
        c0 \ll A0;
        F1 \le A1 \times A0;
        c1 \le A1 \text{ or } A0;
        F2 \le A2 \times (A1 \text{ or } A0);
        c2 \le A2 \text{ or } (A1 \text{ or } A0);
        F3 \leq A3 xnor (A2 or (A1 or A0));
        c3 \le A3 \text{ or } (A2 \text{ or } (A1 \text{ or } A0));
        OVR <= (A3 or (A2 or (A1 or A0))) xor (A2 or (A1 or A0));
        COUT \leq A3 or (A2 or (A1 or A0));
      end if;
    elsif SEL="000" and M='1' then
      F0 <= not A0;
      F1 <= not A1;
      F2 <= not A2;
      F3 <= not A3;
      COUT <= '0';
      OVR <= '0';
```

```
elsif SEL="001" and M='0' then
  c0 \le (A0 \text{ and } B0) \text{ or } Cin;
  F0 \ll (A0 \text{ and } B0) \text{ xnor Cin};
  c1 \ll (A1 \text{ and } B1) \text{ or } c0;
  F1 \ll (A1 \text{ and } B1) \text{ xnor } c0;
  c2 \le (A2 \text{ and } B2) \text{ or } c1;
  F2 \ll (A2 \text{ and } B2) \times (A2 \text{ and } B2)
  c3 \le (A3 \text{ and } B3) \text{ or } c2;
  F3 \leftarrow (A3 and B3) xnor c2;
  COUT <= c3;
  OVR <= '1';
elsif SEL="001" and M='1' then
  F0 <= not (A0 and B0);
  F1 \leq not (A1 and B1);
  F2 \le not (A2 and B2);
  F3 \le not (A3 and B3);
  COUT <= '0';
  OVR <= '0';
elsif SEL="010" and M='0' then
  c0 \le (A0 \text{ and (not B0)}) \text{ or Cin};
  F0 \ll (A0 \text{ and (not B0)}) \times (A0 \text{ and (not B0)})
  c1 \le (A1 \text{ and (not B1)}) \text{ or } c0;
  F1 \le (A1 \text{ and (not B1)}) \text{ xnor c0;}
  c2 \le (A2 \text{ and (not B2)}) \text{ or } c1;
  F2 \ll (A2 \text{ and (not B2)}) \times \text{nor c1};
  c3 \le (A3 \text{ and (not B3)}) \text{ or } c2;
  F3 \leftarrow (A3 and (not B3)) xnor c2;
  COUT <= c3;
  OVR <= c3 xor c2;
elsif SEL="010" and M='1' then
  F0 \le not (A0 and (not B0));
  F1 <= not (A1 and (not B1));
  F2 \ll not (A2 and (not B2));
  F3 \le not (A3 and (not B3));
  COUT <= '0';
  OVR <= '0';
elsif SEL="011" and M='0' then
  if Cin = '0' then
     F0 <= '1';
     F1 <= '1';
     F2 <= '1';
     F3 <= '1';
     COUT <= '0';
     OVR <= '0';
  elsif Cin = '1' then
     F0 <= '0';
     F1 <= '0';
     F2 <= '0';
```

```
F3 <= '0';
     COUT <= '1';
     OVR <= '1';
  end if;
elsif SEL="011" and M='1' then
  F0 <= '1';
  F1 <= '1';
  F2 <= '1';
  F3 <= '1';
  COUT <= '0';
  OVR <= '0';
elsif SEL="100" and M='0' then
  F0 <= (A0 xnor B0) xor Cin;
  c0 \le (Cin and (A0 xnor B0)) or (A0 and (not B0)) or A0;
  F1 <= (A1 xnor B1) xor c0;
  c1 \le (c0 \text{ and } (A1 \text{ xnor } B1)) \text{ or } (A1 \text{ and } (\text{not } B1)) \text{ or } A0;
  F2 \ll (A2 \times B2) \times C1;
  c2 \le (c1 \text{ and } (A2 \text{ xnor } B2)) \text{ or } (A2 \text{ and } (\text{not } B2)) \text{ or } A0;
  F3 \ll (A3 \times B3) \times C2;
  c3 \le (c2 \text{ and } (A3 \text{ xnor } B3)) \text{ or } (A3 \text{ and } (\text{not } B3)) \text{ or } A0;
  COUT <= c3;
  OVR \leq= c3 xor c2;
elsif SEL="100" and M='1' then
  F0 \le not (A0 or B0);
  F1 <= not (A1 or B1);
  F2 \le not (A2 or B2);
  F3 \le not (A3 or B3);
  COUT <= '0';
  OVR <= '0';
elsif SEL="101" and M='0' then
  F0 \ll (A0 \text{ or (not B0)}) \text{ xor Cin;}
  c0 \le (Cin \text{ and } (A0 \text{ or } (not B0))) \text{ or } (A0 \text{ and } B0);
  F1 \leftarrow (A1 \text{ or (not B1)}) \text{ xor c0};
  c1 \le (c0 \text{ and } (A1 \text{ or } (\text{not } B1))) \text{ or } (A1 \text{ and } B1);
  F2 \ll (A2 \text{ or (not B2)}) \text{ xor c1;}
  c2 \le (c1 \text{ and } (A2 \text{ or } (\text{not } B2))) \text{ or } (A2 \text{ and } B2);
  F3 \leftarrow (A3 \text{ or (not B3)}) \text{ xor c2};
  c3 \le (c2 \text{ and } (A3 \text{ or } (\text{not } B3))) \text{ or } (A3 \text{ and } B3);
  COUT <= c3;
  OVR \leq c3 xor c2;
elsif SEL="101" and M='1' then
  F0 <= not B0;
  F1 <= not B1;
  F2 <= not B2;
  F3 <= not B3;
  COUT <= '0';
  OVR <= '0';
elsif SEL="110" and M='1' then
```

```
F0 <= A0 xor (not B0);
         F1 <= A1 xor (not B1);
         F2 \le A2 \text{ xor (not B2)};
         F3 <= A3 xor (not B3);
      elsif SEL="110" and M='0' then
         F0 \le (A0 \text{ xor (not B0)}) \text{ xor Cin};
         c0 \le (Cin and (A0 or (not B0))) or (A0 and B0);
         F1 \leftarrow (A1 \text{ or (not B1)}) \text{ xor c0;}
         c1 \le (c0 \text{ and } (A1 \text{ or } (not B1))) \text{ or } (A1 \text{ and } B1);
         F2 \leftarrow (A2 \text{ or (not B2)}) \text{ xor c1};
         c2 \le (c1 \text{ and } (A2 \text{ or } (\text{not } B2))) \text{ or } (A2 \text{ and } B2);
         F3 \leftarrow (A3 \text{ or (not B3)}) \text{ xor c2};
         c3 \le (c2 \text{ and } (A3 \text{ or } (\text{not } B3))) \text{ or } (A3 \text{ and } B3);
         COUT <= c3;
         OVR <= c3 xor c2;
      elsif SEL="111" and M='1' then
        F0 \le (A0 \text{ or (not B0)});
        F1 <= A1 or (not B1);
         F2 \le A2 \text{ or (not B2)};
         F3 \le A3 or (not B3);
      elsif SEL="111" and M='0' then
        F0 \leftarrow (A0 \text{ xor (not B0)}) \text{ xor Cin};
        c0 \le (Cin \text{ and } (A0 \text{ or } (not B0))) \text{ or } (A0 \text{ and } B0);
        F1 \leftarrow (A1 \text{ or (not B1)}) \text{ xor c0;}
        c1 \le (c0 \text{ and } (A1 \text{ or } (not B1))) \text{ or } (A1 \text{ and } B1);
        F2 \leftarrow (A2 \text{ or (not B2)}) \text{ xor c1};
         c2 \le (c1 \text{ and } (A2 \text{ or } (\text{not } B2))) \text{ or } (A2 \text{ and } B2);
        F3 \leftarrow (A3 \text{ or (not B3)}) \text{ xor c2};
         c3 \le (c2 \text{ and } (A3 \text{ or } (\text{not } B3))) \text{ or } (A3 \text{ and } B3);
         COUT <= c3;
         OVR \leq c3 xor c2;
      end if;
  end process;
end Behavioral;
```

Test Bench Simulation:



Synthesis Report:

```
Release 8.2i - xst I.31
```

Copyright (c) 1995-2006 Xilinx, Inc. All rights reserved.

--> Parameter TMPDIR set to ./xst/projnav.tmp

CPU : 0.00 / 0.28 s | Elapsed : 0.00 / 0.00 s

--> Parameter xsthdpdir set to ./xst

CPU : 0.00 / 0.28 s | Elapsed : 0.00 / 0.00 s

--> Reading design: ALU.prj

TABLE OF CONTENTS

- 1) Synthesis Options Summary
- 2) HDL Compilation
- 3) Design Hierarchy Analysis
- 4) HDL Analysis
- 5) HDL Synthesis
 - 5.1) HDL Synthesis Report
- 6) Advanced HDL Synthesis
 - 6.1) Advanced HDL Synthesis Report
- 7) Low Level Synthesis
- 8) Partition Report
- 9) Final Report

* Synthesis Options Summary *

---- Source Parameters

Input File Name : "ALU.prj"
Input Format : mixed

Ignore Synthesis Constraint File : NO

---- Target Parameters

Output File Name : "ALU"
Output Format : NGC

Target Device : Automotive CoolRunner2

---- Source Options

Top Module Name : ALU
Automatic FSM Extraction : YES
FSM Encoding Algorithm : Auto
Mux Extraction : YES
Resource Sharing : YES

---- Target Options

Add IO Buffers : YES
MACRO Preserve : YES
XOR Preserve : YES
Equivalent register Removal : YES

---- General Options

Optimization Goal : Speed
Optimization Effort : 1
Keep Hierarchy : YES
RTL Output : Yes
Hierarchy Separator : /
Bus Delimiter : <>

Case Specifier : maintain

---- Other Options

* HDL Compilation *

Compiling vhdl file "E:/Programs/VHDL/Tutorial6 VHDL/Q7_ALU/ALU.vhd" in Library work.

Entity <alu> compiled.

Entity <alu> (Architecture <behavioral>) compiled.

```
Design Hierarchy Analysis
______
Analyzing hierarchy for entity <ALU> in library <work> (architecture
<behavioral>).
Building hierarchy successfully finished.
______
                       HDL Analysis
______
Analyzing Entity <ALU> in library <work> (Architecture <behavioral>).
Entity <ALU> analyzed. Unit <ALU> generated.
______
                       HDL Synthesis
_____
Performing bidirectional port resolution...
Synthesizing Unit <ALU>.
   Related source file is "E:/Programs/VHDL/Tutorial6
VHDL/Q7 ALU/ALU.vhd".
   Found 1-bit xor2 for signal <$xor0021>.
   Found 1-bit xor2 for signal <$xor0022>.
   Found 1-bit xor2 for signal <$xor0023>.
   Found 1-bit xor2 for signal <$xor0024> created at line 106.
   Found 1-bit xor2 for signal <$xor0025> created at line 124.
   Found 1-bit xor2 for signal <$xor0026> created at line 142.
   Found 1-bit xor2 for signal <$xor0027> created at line 147.
   Found 1-bit xor2 for signal <$xor0032>.
   Found 1-bit xor2 for signal <$xor0033>.
   Found 1-bit xor2 for signal <$xor0034>.
   Found 1-bit xor2 for signal <$xor0035>.
   Found 1-bit xor2 for signal <$xor0036> created at line 108.
   Found 1-bit xor2 for signal <$xor0037> created at line 126.
   Found 1-bit xor2 for signal <$xor0038> created at line 143.
   Found 1-bit xor2 for signal <$xor0044>.
   Found 1-bit xor2 for signal <$xor0045>.
   Found 1-bit xor2 for signal <$xor0046>.
   Found 1-bit xor2 for signal <$xor0047>.
   Found 1-bit xor2 for signal <$xor0048> created at line 110.
   Found 1-bit xor2 for signal <$xor0049> created at line 128.
   Found 1-bit xor2 for signal <$xor0050> created at line 144.
   Found 1-bit xor2 for signal <$xor0056>.
   Found 1-bit xor2 for signal <$xor0057>.
   Found 1-bit xor2 for signal <$xor0058>.
   Found 1-bit xor2 for signal <$xor0059>.
```

```
Found 1-bit xor2 for signal <$xor0061> created at line 130.
  Found 1-bit xor2 for signal <$xor0062> created at line 145.
  Found 1-bit xor2 for signal <$xor0088> created at line 36.
  Found 1-bit xor2 for signal <$xor0089> created at line 74.
  Summary:
    inferred 30 Xor(s).
Unit <ALU> synthesized.
______
HDL Synthesis Report
Macro Statistics
# Latches
                                       : 10
1-bit latch
                                        : 10
# Xors
                                        : 30
1-bit xor2
                                        : 30
______
                Advanced HDL Synthesis
______
______
Advanced HDL Synthesis Report
Macro Statistics
# Latches
                                        : 10
1-bit latch
                                        : 10
______
______
                  Low Level Synthesis
______
Optimizing unit <ALU> ...
WARNING: Xst:1294 - Latch <F3> is equivalent to a wire in block <ALU>.
WARNING: Xst:1294 - Latch <F2> is equivalent to a wire in block <ALU>.
WARNING: Xst:1294 - Latch <F1> is equivalent to a wire in block <ALU>.
WARNING: Xst:1294 - Latch <F0> is equivalent to a wire in block <ALU>.
WARNING: Xst:1294 - Latch <F3> is equivalent to a wire in block <ALU>.
WARNING: Xst:1294 - Latch <F2> is equivalent to a wire in block <ALU>.
WARNING: Xst:1294 - Latch <F1> is equivalent to a wire in block <ALU>.
WARNING: Xst:1294 - Latch <F0> is equivalent to a wire in block <ALU>.
```

Found 1-bit xor2 for signal <\$xor0060> created at line 112.

```
______
                 Partition Report
______
Partition Implementation Status
 No Partitions were found in this design.
_____
______
                   Final Report
______
Final Results
RTL Top Level Output File Name : ALU.ngr
Top Level Output File Name
                      : ALU
                      : NGC
Output Format
Optimization Goal
                      : Speed
Keep Hierarchy
                       : YES
Target Technology
                      : Automotive CoolRunner2
Macro Preserve
                      : YES
XOR Preserve
                       : YES
Clock Enable
                       : YES
                       : NO
wysiwyg
Design Statistics
# IOs
                       : 19
Cell Usage :
# BELS
                       : 460
# AND2
                       : 155
   AND3
                       : 20
   AND4
                       : 4
   INV
                      : 163
    OR2
                       : 62
    OR3
                      : 24
    OR4
                       : 1
    XOR2
                      : 31
                      : 6
# FlipFlops/Latches
    LD
                       : 6
# IO Buffers
                       : 19
```

: 13

: 6

CPU: 6.78 / 7.06 s | Elapsed: 7.00 / 7.00 s

IBUF

OBUF

Total memory usage is 143236 kilobytes

Number of errors : 0 (0 filtered)

Number of warnings : 8 (0 filtered)

Number of infos : 0 (0 filtered)

RTL Schematic:

