

The Impact of Aging Effects and Manufacturing Variation on SRAM Soft-Error Rate

Ethan H. Cannon, AJ KleinOsowski, *Member, IEEE*, Rouwaida Kanj,
Daniel D. Reinhardt, and Rajiv V. Joshi, *Fellow, IEEE*

Abstract—This paper describes modeling and hardware results of how the soft-error rate (SER) of a 65-nm silicon-on-insulator SRAM memory cell changes over time, as semiconductor aging effects shift the SRAM cell behavior. This paper also describes how the SER changes in the presence of systematic and random manufacturing variation.

Index Terms—Critical charge (Q_{crit}), radiation event, single event upset (SEU), soft-error rate (SER), soft errors.

I. INTRODUCTION

SOFT ERRORS due to radiation, such as alpha particles and cosmic-ray neutrons, are a significant reliability concern in CMOS technologies, even though these particles do not permanently damage circuits. Unless error protection, such as an error-correction code, is employed, the soft-error rate (SER) of an SRAM array can exceed the rate of hard failures by orders of magnitude [1]. SRAMs are particularly susceptible to soft errors because the critical charge (Q_{crit}) required to upset a cell is exceptionally small [2]. With device scaling, low-power designs, and increased circuit density, the Q_{crit} of flip-flops and latches is approaching the SRAM Q_{crit} . Hence, the SER of these logic elements is a growing concern [3], and analyzing the SER in SRAM helps predict and design for upcoming problems in these elements.

Aging effects in semiconductors include well-known breakdown mechanisms (e.g., gate-oxide breakdown) and parametric degradation (e.g., negative bias temperature instability (NBTI) and hot-carrier effects). In deep-submicrometer technologies, the SRAM arrays are susceptible to V_{min} problems, where the minimum voltage, at which an array functions, increases due to a combination of NBTI-induced threshold-voltage shifts and gate-oxide breakdown [4], [5].

We study the impact of aging, process variation, and environmental conditions on the SER of the $0.65\text{-}\mu\text{m}^2$ -thin-cell SRAM cell offered as part of the IBM 65-nm silicon-on-insulator (SOI) device technology [6]. Alpha-particle experiments using a ^{232}Th foil measured the SRAM SER dependence on temper-




Fig. 1. High-density SRAM cell used for modeling and experiments.

ature and gate length. Both alpha-particle accelerated tests and SRAM lifetests were used to observe the SER before and after high-voltage high-temperature stresses that caused V_{min} shifts in the tested arrays. Modeling results using Q_{crit} values generated by circuit simulations track the experimental results well. Consequently, simulation tools are used to develop insight into the SER dependence on aging effects.

II. METHODOLOGY

SER experiments and simulations in this paper use a symmetric six-transistor SRAM cell, as shown in Fig. 1. Alpha-particle and lifetest experiments were conducted according to the JEDEC standards JESD89-2 and JESD89-1, respectively [7], [8]. The alpha-particle experiments were conducted on a 1-Mb array of SRAM cells at wafer level, where the thorium foil was placed directly on top of the array with no air gap. The wafer temperature was controlled by a heat chuck, and tests used a logical checkerboard/checkerboard inverse pattern. The test duration was generally set to observe about 100 soft errors per test condition. Some longer tests included between 900 and 1300 soft errors, and the longest single test recorded over 4000 soft errors. Lifetests using 198 32-Mb arrays were conducted in Burlington, VT. The SRAMs were packaged on a ceramic substrate using a flip-chip technology.

Q_{crit} modeling was conducted according to the circuit-modeling methods described in [9]. The collection of charge generated in a radiation event was modeled as a current pulse from the drain to the body of the struck device. The magnitude of the current pulse was increased until the circuit just upsets, and Q_{crit} was determined as the charge delivered by this critical current pulse. The circuit model captures the gain from the parasitic bipolar transistor which is turned on by the charge collected in the device body.

Manuscript received August 16, 2007; revised October 3, 2007. This work was supported in part by the Defense Advanced Research Projects Agency (DARPA) under Contract NBCH30390004.

E. H. Cannon and D. D. Reinhardt are with the IBM Systems and Technology Group, Essex Junction, VT 05452 USA (e-mail: cannon1@us.ibm.com).

A. KleinOsowski and R. Kanj are with the IBM Austin Research Laboratory, Austin, TX 78758 USA.

R. V. Joshi is with the IBM T.J. Watson Research Center, Yorktown Heights, NY 10598 USA.

Digital Object Identifier 10.1109/TDMR.2007.912983




Fig. 2. Simulated Qcrit in the presence of gate-oxide breakdown.

The IBM proprietary SER simulation code SEMM2 models radiation events in circuits based on the radiation source and the circuit geometry [10]. In SOI technologies, only charge generated in the thin SOI layer contributes to upsets. Hence, SOI SRAMs have much lower SER than comparable bulk SRAMs (see [11] and references therein). SEMM2 can simulate alpha particles from the thick thorium foil used in the accelerated testing, as well as alpha particles from packaging materials (such as lead-tin solder) relevant in lifetests and eventual products. By sampling different alpha-particle events—alpha-particle birth location, birth energy, and angle—SEMM2 determines the probability that an alpha-particle event deposits more than Qcrit in the struck device. The simulated fail rate is proportional to the simulated fail probability. SEMM2 does not require fitting parameters; the user inputs include physical information about doping profiles, device layout, metalization layers, alpha source, and Qcrit values from circuit simulations.

III. AGING EFFECTS

In this section, we investigate how Qcrit and the SER of an SRAM cell shift over time as aging effects degrade the NMOS and PMOS transistors. We model gate-oxide breakdown, NBTI, and hot-carrier effects. These three mechanisms are widely recognized in the semiconductor industry as the most prominent lifetime reliability concerns for transistors [12].

A. Gate-Oxide Breakdown

We model gate-oxide breakdown using the technique described in [5]. This technique connects a resistor between the true node (nodet) and ground, or the compliment node (nodec) and ground, representing the resistance of the gate-oxide-breakdown-induced leakage path in one of the pulldown devices. The resistance values were scaled from previous technology measurements. In all of our simulations, we injected charge into the N1 pulldown NFET device (from Fig. 1).

Fig. 2 shows how adding a resistor between nodet and ground (i.e., gate-oxide breakdown in the struck device) had a negligible impact on Qcrit. In contrast, adding a resistor between nodec and ground (i.e., gate-oxide breakdown in the opposite pulldown device, N2) shows the Qcrit falling linearly as the breakdown becomes catastrophic. In this realm of catastrophic

breakdown, we anticipate a functional failure as well as an increased soft-error sensitivity (as the Qcrit drops from 0.25 to 0.15 fC, the alpha-particle and cosmic-ray SER contributions increase less than 50%).

B. NBTI

We model NBTI effects using a threshold-voltage shift indicative of stress and aging of PMOS devices. Our conditions of interest include nominal and worst case threshold-voltage shifts after burn in and at end of life.

Fig. 3 shows that Qcrit is unaffected by symmetric threshold-voltage shifts in both PFETs. An asymmetric threshold-voltage shift which weakens P1 (the pullup device above the struck device) causes the SRAM cell to become more sensitive to soft errors. This result follows the trend in Section IV-C since a threshold-voltage shift in P1 will move the SRAM Qcrit in the worst case direction. An asymmetric threshold-voltage shift which weakens P2 (the pullup device above the opposite inverter) makes the SRAM cell more robust since this device is now slower to react to noise on nodec. In the asymmetric NBTI cases, the largest effect on Qcrit is seen for the end of life, worst case device.

C. Hot Carrier

We model hot-carrier degradation as a decrease in NMOS transistor drive strength. We look at the nominal and worst case effects caused by burn in. Fig. 4 shows that the hot-carrier effects did not alter the device behavior enough to have an appreciable effect on Qcrit.

D. Vmin

Recent generations of SRAM are becoming more sensitive to cell-stability issues during the useful lifetime of the part. These cell-stability issues can be caused by combinations of several different reliability mechanisms (such as NBTI and gate-oxide leakage). One way to monitor SRAM cell stability is by looking at Vmin, which is the minimum voltage at which the SRAM operates. Parametric shifts over time due to device aging or defects will cause Vmin of the SRAM to increase.

We performed lifetest and alpha-particle experiments to look at the effects of reliability aging on the SER of SRAMs. A lifetest is a nonaccelerated test where the SRAMs are run in standard operating condition with no externally applied radiation sources. A lifetest was performed on 198 32-Mb SRAMs before and after a high-voltage high-temperature stress that simulated aging. The SRAM Vmins were also recorded before and after the stress. The lifetest was performed at nominal conditions for the SRAM and at ambient temperature in Burlington, VT, using a checkerboard/checkerboard inverse pattern. Both alpha particles and cosmic-ray neutrons contribute to the lifetest SER, where the alpha-particle contribution is dominant.

The SER values measured in the pre- and poststress lifetests are shown in Fig. 5. The lifetest measurements have large statistical uncertainties because few soft errors were observed. The




Fig. 3. Simulated Qcrit in the presence of NBTI shifts from aging.




Fig. 4. Simulated Qcrit in the presence of hot-carrier aging effects.




Fig. 5. Measured SER in normalized units for lifetest conducted before and after the aging stress.

pre- and poststress SER statistical confidence bounds overlap significantly, which means that their values agree within statistical uncertainty.

The Vmin values before and after stress are shown in Fig. 6. As can be seen in the figure, the SRAM Vmin of the population after stress increased on average by 2.3%.

Alpha-particle tests were conducted on one chip at 25 °C and 1.0 V. The thorium-foil-induced fail rate was measured before and after a high-voltage high-temperature stress. The stress caused Vmin to shift 3%. The experimental results are shown in Fig. 7. We observed many more soft errors in the accelerated alpha-particle tests than in the lifetests, and the




Fig. 6. Distribution of Vmin shift after the high-voltage high-temperature stress of lifetest population.

pre- and poststress fail rates agree within the tighter statistical uncertainty.

These lifetest and alpha-particle tests demonstrate that aging does not have a significant impact on the SER of an SRAM array. While a high-voltage high-temperature stress induces aging, as measured by the Vmin shift, it does not impact the SER. This is consistent with simulations which show that NBTI and hot-carrier-induced threshold-voltage shifts and non-catastrophic gate-oxide breakdown have very little impact on Qcrit. In the SRAM array, the small aging-induced Qcrit shift induces an insignificant SER shift.




Fig. 7. Measured fail rate under a thorium foil in normalized units before and after the aging stress.

IV. PROCESS VARIATION AND ENVIRONMENTAL CONDITIONS

Within-chip variability has become a serious problem in current deep-submicrometer technologies. This is particularly true for SRAM designs. Arrays have the smallest devices on the chip and tend to be most sensitive to technology issues. Process variations between neighboring transistors, such as random dopant fluctuations, can degrade the SRAM cell performance and stability, making it more sensitive to external effects and environmental conditions. Hence, it is necessary to account for the impact of variability and environmental conditions on the robustness of array designs.

In previous SER studies, simulated Q_{crit} values in bipolar SRAMs were reported to change by more than 2x with process variations [13]. More recent studies have predicted process variation to influence Q_{crit} more modestly at tens of percent [9], [14], [15], with corresponding SER changes up to 15% [15], [16]. Parameters affecting transistor drive current—such as gate length, gate width, and threshold voltage—most directly impact Q_{crit} .

We performed experimental and simulation studies to quantitatively understand the SER dependence on process variation and environmental conditions.

A. SER Versus Temperature

Temperature effects on SER were measured in alpha-particle tests at three voltages. We tested three chips from two distinct process lots at high and low temperatures. For high-temperature tests, a heat chuck held the wafer at 100 °C during the testing. For two chips, the low-temperature tests were at 25 °C, whereas the third chip was tested at ambient temperature. Fig. 8 shows the fail rate measured in thorium-foil experiments, along with the simulated fail rates. Q_{crit} versus temperature was previously studied in [9]. Fig. 9 shows the results from this prior work. Q_{crit} decreases with increasing temperature. Mobility decreases with temperatures; consequently, at high temperature, the restoring transistor can less effectively counter the current from the struck transistor, making the circuit easier to upset. We simulated the fail rate induced by a thorium foil with SEMM2, using a thick thorium foil as the alpha source, and the Q_{crit} values from Fig. 9. At all voltages, the high-temperature fail rate exceeds the low-temperature fail rate. Averaging over the test voltages, the high-temperature fail rate is 13% larger. At




Fig. 8. Measured and simulated fail rates under a thorium foil at low (25 °C or ambient.) and high (100 °C) temperatures.

1.0 V, the simulated high-temperature fail rate is 18% larger than the low-temperature fail rate. The simulations track the SER trend with temperature extremely well, and the overall agreement is quite good, particularly with no fitting parameters to adjust the overall fail rate. The linear offset in Fig. 8 would typically be corrected with a fitting parameter.

B. SER Versus Channel-Length Variation

Alpha-particle tests at ambient temperature and three voltages were conducted on arrays processed to have short, nominal, and long channel lengths. We tested two chips from each process split. Q_{crit} versus channel length was previously studied in [9]. Fig. 10 shows the results from this prior work. Q_{crit} increases slightly with gate length; increasing the gate length makes the device more resistive, reducing the parasitic bipolar gain and making the circuit more difficult to upset [9]. Parasitic charge amplification is not a dominant mechanism in bulk technologies, where transistor gate length primarily impacts the SER through the drive strength of restoring devices. In a bulk technology, a long channel process split would have a higher SER because of the reduced drive strength of the restoring devices [15]. Fig. 11 shows the experimental measurements and the accompanying simulations. Averaging over voltage, the fail rate for short channel chips is about 10% higher than for nominal channel chips, whereas the fail rate for long channel chips is 4% lower than for the nominal channel. The simulations predict the correct trend but underestimate the magnitude of the SER changes. The simulated fail rate of a cell with short channel devices is 3% higher than for nominal channel devices, and long channel devices have a 1% lower fail rate.

C. Intrinsic Threshold-Voltage Variation

Previous investigations of the SRAM cell stability (see [17] and the references contained therein) showed that the threshold-voltage fluctuations (σV_t) of the six SRAM cell transistors are inversely proportional to the device dimensions, i.e., L and W , as follows:

$$\sigma V_t \propto \sqrt{\frac{1}{L \times W}}. \quad (1)$$




Fig. 9. Temperature sweep of Qcrit for SRAM cell.




Fig. 10. Channel-length sweep of Qcrit for SRAM cell.




Fig. 11. Measured and simulated fail rates under a thorium foil for short, nominal, and long channel devices.

We studied the impact of threshold-voltage variability on the vulnerability of the SRAM cell to the soft errors by looking at deviations in the cell Qcrit.

We first performed a 2^k factorial analysis [18] to study the significance of device-by-device Vt variations on the overall cell Qcrit. The following paragraphs describe how we conducted our modeling.

We have six devices in the SRAM cell, and each device in a factorial experiment can either have or not have a Vt variation. This means that we have $2^6 = 64$ Vt variation possibilities.

When a given Vt variation is turned on, it is set in a worst case systematic direction which reduces the cell Qcrit. Table I illustrates these directions. We determined Qcrit for each of the 64 cases. We then repeated the set of 64 Qcrit simulations with the degree of Vt variation ranging from 1 to 5σ .

The next step was to determine the device-by-device contributions to the overall cell Qcrit. For each device, we averaged both the Qcrit values over the 32 cases where the Vt variation was turned on and the Qcrit values over the 32 cases where the Vt variation was turned off (for a fixed degree of Vt variation, e.g., 1σ). The difference between these two averaged Qcrit values tells us the relative contribution of that device's Vt variation to the overall cell Qcrit. The normalized device-by-device contributions to the cell Qcrit, for 1 to 5σ variation, are reported in Table II. Entries with larger values in each row indicate that the cell is more sensitive to the threshold-voltage variation of the corresponding device.

When device N1 is exposed to radiation, electron-hole pairs are created in its body. Electrons diffuse out of the body, leaving the holes, which increase the body potential and generate a parasitic bipolar current [9]. The parasitic bipolar current discharges the N1 drain, i.e., nodec. As the voltage on nodec decreases, device N2 turns off, device P2 turns on, and the voltage on nodec begins to rise. This increase in nodec voltage

TABLE I
WORST CASE Vt SHIFTS FOR Qcrit DEGRADATION

	A1	P1	N1	A2	P2	N2
Device Characteristic	Strong	Weak	Strong	Strong	Strong	Weak
Direction of Vt Shift	Negative	Positive	Negative	Negative	Negative	Positive

TABLE II
NORMALIZED AVERAGE EFFECT OF EACH DEVICE
ON THE SRAM CELL Qcrit

	N1	N2	P1	P2	A2	A1
1 σ	1.00	0.26	0.68	0.37	0.00	0.00
2 σ	1.00	0.27	0.63	0.57	0.00	0.00
3 σ	1.00	0.18	0.51	0.54	0.0	0.01
4 σ	1.00	0.19	0.49	0.51	0.00	0.06
5 σ	1.00	0.18	0.35	0.47	0.00	0.04

turns on device N1 even harder, which reinforces the logical perturbation.

Table II shows that device N1, the struck device, always has the largest effect on the cell Qcrit. The worst case threshold-voltage variation for this device makes it stronger and more likely to discharge the nodec. The two PFET pullup devices also have a significant impact on the Qcrit. Device P2 propagates the radiation event by pulling up nodec, whereas device P1 restores nodec during a radiation event. The opposing pulldown device, N2, is less significant than the pullup devices because it is a tertiary contributor. It fights device P2 to hold nodec at its initial voltage. The passgate transistors A1 and A2 only weakly contribute to the soft errors via leakage currents. Other forms of process variation that affect the transistor drive strength, such as gate length or width variation, will impact the SRAM Qcrit in a similar fashion.

Note that in the bulk technology studied in [14], the relative importance of the pulldown transistors N1 and N2 is reversed compared with the SOI technology in this paper. The parasitic bipolar current that dominates the soft errors in SOI technologies is not an important factor in bulk technologies; thus, the threshold voltage of the struck transistor is not the most important factor that determines the cell Qcrit.

D. Random Process Variation

We used the methodology proposed in [19] to obtain the statistical distribution of Qcrit values for the SRAM cell in the presence of random dopant fluctuations (resulting in random Vt shifts) in each of the six devices.

First, we generated a sample of SRAM cells with different realizations of the Vt variations. We injected a charge Qinj into each cell in the sample and determined the probability of a cell having a Qcrit less than Qinj (e.g., if a cell flipped, the cell's Qcrit was less than Qinj). We varied Qinj from Qmin to Qmax to determine the cumulative distribution function (cdf) for Qcrit. We used the important sampling methodology proposed in [18] to distort the sample to emphasize cells with Qcrit close to Qinj. The commonly used Monte Carlo methods require much larger sample sizes to determine near-tail probabilities corresponding to Qinj values 2–3 σ from the




Fig. 12. Qcrit cdf fits well into a normal distribution.

mean. We adaptively determined the range of Qinj based on our desired cdf range.

Fig. 12 shows the simulated cdf of Qcrit. The cdf can be read as follows. If x amount charge is injected, then the probability of the cell having a Qcrit lower than x is $y\%$. If we assume that the probability density function (pdf) is Gaussian, with the form

$$\text{pdf}(Q_{\text{crit}}) = \frac{1}{(\sqrt{2\pi})\sigma} e^{-\frac{(Q_{\text{crit}} - Q_0)^2}{2\sigma^2}} \quad (2)$$

where Q_0 and σ are the mean and standard deviation, respectively, the cdf has the form

$$\text{cdf}(Q_{\text{crit}}) = 0.5 \left[1 + \text{erf} \left(\frac{Q_{\text{crit}} - Q_0}{\sqrt{2}\sigma} \right) \right] \quad (3)$$

where $\text{erf}(x)$ is the error function.

We fit the cdf to the simulations and obtained $Q_0 = 0.25$ fC and $\sigma = 0.023$. The fitted cdf is also shown in Fig. 12. Note that the mean Qcrit value from fitting the cdf compares well with the Qcrit simulated with nominal process parameters, i.e., 0.26 fC.

The SER of a circuit is a function of Qcrit, and the alpha-particle-induced SER has a stronger Qcrit dependence than the cosmic-ray-induced SER [11]. We modeled the SRAM SER caused by alpha particles from the lead-tin solder as a function of Qcrit and fit it to an exponential decay of the form

$$\text{SER}(Q_{\text{crit}}) = A \times e^{-\beta \times Q_{\text{crit}}} \quad (4)$$

where A and β are constants. For an array with a distribution of Qcrit values, the mean SER, $\langle \text{SER} \rangle$, of the array is

$$\langle \text{SER} \rangle = \int_0^{\infty} [\text{pdf}(Q_{\text{crit}}) \times \text{SER}(Q_{\text{crit}})] dQ_{\text{crit}}. \quad (5)$$

Since the SER is not a linear function of Qcrit, the mean SER of an array will not be equal to the nominal SER, i.e., $\text{SER}(Q_0)$. By assuming a Gaussian distribution of Qcrit values, as in (2),

and an exponential dependence of SER on Q_{crit} , as in (4), the mean SER is related to the nominal SER by

$$\langle \text{SER} \rangle = \text{SER}(Q_0) \times e^{\frac{\beta^2 \sigma^2}{2}}. \quad (6)$$

Note that to derive (6), we extend the lower limit of the integral to negative infinity. This is a reasonable approximation since the pdf of Q_{crit} must become negligible at a positive Q_{crit} value to maintain the cell stability. In the 65-nm SOI technology that we study, the mean lead–tin solder SER, i.e., $\langle \text{SER} \rangle$, differs by the nominal lead–tin solder SER, i.e., $\text{SER}(Q_0)$, by less than 1%. While cells in an array have a distribution of Q_{crit} values (and, thus, of SER values) due to random threshold-voltage variations, fully accounting for the distribution of the Q_{crit} values is a negligible correction to the SER at nominal Q_{crit} .

V. CONCLUSION

In this paper, we studied the impact of aging effects on the SER of a 65-nm SOI six-transistor SRAM cell. We found that aging effects have very little impact on the SRAM SER. As a corollary investigation, we conducted experiments and modeling of manufacturing variation. We found that our SER simulations of temperature and gate length track the trends measured in our experimental data. We also analyzed how the variations of each device (from aging, manufacturing, or environment) contribute to the overall cell Q_{crit} . We found that process variations in the struck NFET device were the primary contributor to Q_{crit} shifts, followed by the two pullup PFETs, the opposite pulldown NFET, and then the passgate NFETs. Finally, we analyzed the effects of considering a Gaussian distribution of Q_{crit} values (due to process variation) rather than Q_{crit} of a nominal cell. We found that accounting for the Q_{crit} distribution produced a negligible correction to the SER.

ACKNOWLEDGMENT

The authors would like to thank their colleagues within IBM for fruitful discussions regarding this paper. The authors would also like to thank R. Dennard, M. Gordon, D. Heidel, T. Ning, C. Plettner, K. Rodbell, and H. Tang. Finally, the authors would like thank S. McAllister and C. Montrose for invaluable testing support.

REFERENCES

- [1] R. Baumann, "The impact of technology scaling on soft error rate performance and limits to the efficacy of error correction," in *IEDM Tech. Dig.*, 2002, pp. 329–332.
- [2] D. F. Heidel, K. P. Rodbell, P. Oldiges, M. S. Gordon, H. H. Tang, E. H. Cannon, and C. Plettner, "Single-event-upset critical charge measurements and modeling of 65 nm latches and memory cells," *IEEE Trans. Nucl. Sci.*, vol. 53, no. 6, pp. 3512–3517, Dec. 2006.
- [3] P. Shivakumar, M. Kistler, S. W. Keckler, D. Burger, and L. Alvisi, "Modeling the effect of technology trends on the soft error rate of combinational logic," in *Proc. Int. Conf. DSN*, 2002, pp. 389–398.
- [4] K. Mueller, S. Gupta, S. Pae, M. Agostinelli, and P. Aminzadeh, "6-T cell circuit dependent GOX SBD model for accurate prediction of observed V_{ccmin} test voltage dependency," in *Proc. IEEE IRPS*, 2004, pp. 426–429.
- [5] V. Ramadurai, N. Rohrer, and C. Gonzalez, "SRAM operational voltage shifts in the presence of gate oxide defects in 90 nm SOI," in *Proc. IEEE IRPS*, 2006, pp. 270–273.
- [6] E. Leobandung *et al.*, "High performance 65 nm SOI technology with dual stress liner and low capacitance SRAM cell," in *VLSI Symp. Tech. Dig.*, 2005, pp. 126–127.
- [7] *System Soft Error Rate (SSER) Test Method*, JEDEC Standard JESD89-1, Nov. 2004.
- [8] *Test Method for Alpha Source Accelerated Soft Error Rate*, JEDEC Standard JESD89-2, Nov. 2004.
- [9] A. KleinOowski, P. Oldiges, R. Q. Williams, and P. M. Solomon, "Modeling single event upsets in 65 nm silicon-on-insulator semiconductor devices," *IEEE Trans. Nucl. Sci.*, vol. 53, no. 6, pp. 3321–3328, Dec. 2006.
- [10] H. H. K. Tang and E. H. Cannon, "SEMM2: A modeling system for single event upset analysis," *IEEE Trans. Nucl. Sci.*, vol. 51, no. 6, pp. 3342–3348, Dec. 2004, and references therein.
- [11] E. H. Cannon, D. D. Reinhardt, M. S. Gordon, and P. S. Makowskyj, "SRAM SER in 90, 130, and 180 nm bulk and SOI technologies," in *Proc. IEEE IRPS*, 2004, pp. 300–304.
- [12] R. Bolam, "VLSI reliability mechanisms—Consideration for circuit design," presented at the Int. Solid State Circuits Conf. (ISSCC), San Francisco, CA, 2005.
- [13] L. B. Freeman, "Critical charge calculations for a bipolar SRAM array," *IBM J. Res. Develop.*, vol. 40, no. 1, pp. 119–129, Jan. 1996.
- [14] Q. Ding, R. Luo, and Y. Xie, "Impact of process variation on soft error vulnerability for nanometer VLSI circuits," in *Proc. 6th Int. Conf. ASIC*, 2005, pp. 1023–1026.
- [15] T. Heijmen and B. Kruseman, "Alpha-particle-induced SER of embedded SRAMs affected by variations in process parameters and by the use of process options," *Solid State Electron.*, vol. 49, no. 11, pp. 1783–1790, Nov. 2005.
- [16] T. Heijmen, P. Rocher, G. Gasiot, and K. R. Forbes, "A comparative study on the soft-error rate of flip-flops from 90-nm production libraries," in *Proc. IEEE IRPS*, 2006, pp. 204–211.
- [17] A. J. Bhavnagarwala, T. Xinghai, and J. D. Meindl, "The impact of intrinsic device fluctuations on CMOS SRAM cell stability," *IEEE J. Solid-State Circuits*, vol. 36, no. 4, pp. 658–665, Apr. 2001.
- [18] G. E. P. Box, W. G. Hunter, and J. S. Hunter, *Statistics for Experimenters*. New York: Wiley, 1978.
- [19] R. Kanj, R. Joshi, and S. Nassif, "Mixture importance sampling and its application to the analysis of SRAM designs in the presence of rare failure," in *Proc. DAC*, 2006, pp. 69–72.



Ethan H. Cannon received the B.S. degree in engineering physics from the University of California, Berkeley, and the M.S. and Ph.D. degrees in physics from the University of Illinois at Urbana-Champaign, Urbana, in 1995 and 1999, respectively.

Since his postdoctoral research at the University of Notre Dame, Notre Dame, IN, he has been with the IBM Microelectronics Division (currently Systems and Technology Group), Essex Junction, VT, since 2001, where he is currently a Reliability Engineer focusing on soft-error simulations and measurements.



AJ KleinOowski (M'96) received the B.S. degree in computer science and electrical engineering (with honors) from the University of Wisconsin, Milwaukee, in 1999, and the M.S. and Ph.D. degrees in electrical engineering from the University of Minnesota, Minneapolis, in 2000 and 2004, respectively.

She is currently a Research Staff Member with the IBM Austin Research Laboratory, Austin, TX. Her research focuses on fault-tolerant circuit and very large scale integration design for exploratory device technologies.



Rouwaida Kanj received the B.Eng. degree (with high distinction) from the American University of Beirut, Beirut, Lebanon, in 1998, and the M.S. and Ph.D. degrees in electrical engineering from the University of Illinois at Urbana-Champaign, Urbana, in 2000 and 2004, respectively.

She is currently with the Tools and Technology Team, IBM Austin Research Laboratory, Austin, TX. Prior to this position, she held multiple internships with the IBM Electronic Design Automation Group, East Fishkill, NY. She worked on modeling silicon-on-insulator effects, noise characterization of CMOS circuits, and library characterization of novel circuit technologies. She is currently involved in variability-driven SRAM analysis. She is the author of several technical papers and several pending patents.

Dr. Kanj was a recipient of three IBM Ph.D. fellowships.

Daniel D. Reinhardt received the B.S. degree in electrical engineering from Purdue University, West Lafayette, IN, in 1992, and the M.S. degree in electrical engineering from the National Technological University, Boulder, CO, in 1997.

He has been with the IBM Microelectronics Division (currently Systems and Technology Group), Essex Junction, VT, since 1992, as a Memory Product Reliability Engineer working on the qualification of DRAMs. Currently, he works as a Senior Engineer on product reliability and qualifications for the PowerPC processors and the Cell processor and on product-level soft-error-rate issues.



Rajiv V. Joshi (M'89-SM'94-F'02) received the B.Tech. degree from the Indian Institute of Technology, Bombay, India, the M.S. degree from the Massachusetts Institute of Technology, Cambridge, and the Doctorate degree in engineering science from Columbia University, New York, NY.

From 1981 to 1983, he was with the GTE Research Laboratory, Waltham, MA. Since November 1983, he has been with the IBM, where he is currently a Research Staff Member with the IBM T.J. Watson Research Center, Yorktown Heights, NY.

Since then, he has been working in very large scale integration (VLSI) design systems, science, and technology. He worked on 1.25- μm NMOS and CMOS, sub-0.5- μm CMOS logic, and DRAM and SRAM technologies. He developed novel interconnect processes and structures for aluminum, tungsten, and copper technologies which are widely used in IBM for various sub-0.5- μm memory and logic technologies as well as across the globe. His circuit-related work includes design of register files, registers, latches, L1 cache directory, translation lookaside buffers, IO circuits, development of physical design tools, and computer-aided-design (CAD)-based library generation and circuit designs in silicon-on-insulator (SOI) technology. He contributed to the S/390 alliance processor design, working in both circuit design and CAD tools. He contributed through IP and designs to the IBM PowerPC Program, taking a leadership role in SRAM technology, cell analysis/modeling, and stability enhancement. He successfully led the technology-driven SRAM at the IBM Server Group. He is the Master Inventor and the Key Technical Leader with the IBM Research Division. He has authored or coauthored over 120 research papers. He is the holder of 114 U.S. patents in addition to several pending patents. He presented several invited and keynote talks.

Dr. Joshi was instrumental in starting interconnect workshops in the early 1980s. He chaired advanced interconnect conferences sponsored by the Materials Research Society and served as an Editor of the proceedings. He is an International Symposium on Quality Electronic Design (ISQED) fellow. He is actively involved in the IEEE International Symposium Low-Power Electronic Design (ISLPED), the IEEE VLSI Design, the IEEE International SOI Conference from 2000 to 2003, and the ISQED Program Committees. He was the General Chair of the ISLPED Conference in 2004. He jointly published a paper with the IBM Poughkeepsie, New York Team, on 2-GHz SRAM in G6 processor, which received worldwide attention. His recent work related to the 8T stable 6-GHz SRAM cell was covered by the *EE Times*. The Alliance G5 chip was a very successful IBM product; thus, he received the IBM Research Division Awards for his contributions to it and for each of the follow-on processor designs. He received an Outstanding Technical Achievement Award for his contributions to G6. He has won 42 invention plateau achievement awards from the IBM and won two divisional patent portfolio awards for cross-licensing and utilization of his patents in the IBM products. He has received five Research Division Awards and several top 10% patent awards (for licensing activities). He received three Corporate Patent Portfolio awards from the IBM for licensing contributions (June 6, 2002, May 26, 2004, and May 15, 2007) and the Lewis Winner Award in 1992 for an outstanding paper that he coauthored at the International Solid State Circuit Conference.