# International Rectifier

- Ultra Low On-Resistance
- P-Channel
- Surface Mount (IRFR9024N)
- Straight Lead (IRFU9024N)
- Advanced Process Technology
- Fast Switching
- Fully Avalanche Rated
- Lead-Free


Description


Fifth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications.


The D-Pak is designed for surface mounting using vapor phase, infrared, or wave soldering techniques. The straight lead version (IRFU series) is for throughhole mounting applications. Power dissipation levels up to 1.5 watts are possible in typical surface mount applications.

#### IRFR9024NPbF IRFU9024NPbF

#### HEXFET® Power MOSFET







#### **Absolute Maximum Ratings**

Parameter	Max.	Units
Continuous Drain Current, V <sub>GS</sub> @ -10V	-11	
Continuous Drain Current, V <sub>GS</sub> @ -10V	-8	A
Pulsed Drain Current ①	-44	
Power Dissipation	38	W
Linear Derating Factor	0.30	W/°C
Gate-to-Source Voltage	± 20	V
Single Pulse Avalanche Energy②	62	mJ
Avalanche Current®	-6.6	Α
Repetitive Avalanche Energy①	3.8	mJ
Peak Diode Recovery dv/dt ③	-10	V/ns
Operating Junction and	-55 to + 150	
Storage Temperature Range		°C
Soldering Temperature, for 10 seconds	300 (1.6mm from case )	
	Continuous Drain Current, V <sub>GS</sub> @ -10V Continuous Drain Current, V <sub>GS</sub> @ -10V Pulsed Drain Current ① Power Dissipation Linear Derating Factor Gate-to-Source Voltage Single Pulse Avalanche Energy② Avalanche Current① Repetitive Avalanche Energy① Peak Diode Recovery dv/dt ③ Operating Junction and Storage Temperature Range	Continuous Drain Current, $V_{GS}$ @ -10V -11  Continuous Drain Current, $V_{GS}$ @ -10V -8  Pulsed Drain Current ① -44  Power Dissipation 38  Linear Derating Factor 0.30  Gate-to-Source Voltage $\pm 20$ Single Pulse Avalanche Energy② 62  Avalanche Current① -6.6  Repetitive Avalanche Energy① 3.8  Peak Diode Recovery $dV/dt$ ③ -10  Operating Junction and 5torage Temperature Range

#### **Thermal Resistance**

	Parameter	Тур.	Max.	Units	
Reuc	Junction-to-Case		3.3		
R <sub>0JA</sub>	Junction-to-Ambient (PCB mount)**		50	°C/W	
R <sub>0JA</sub>	Junction-to-Ambient	-	110		

#### Electrical Characteristics @ T<sub>J</sub> = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions	
V <sub>(BR)DSS</sub>	Drain-to-Source Breakdown Voltage	-55			٧	$V_{GS} = 0V$ , $I_{D} = -250\mu A$	
ΔV <sub>(BR)DSS</sub> /ΔT <sub>J</sub>	Breakdown Voltage Temp. Coefficient	-	-0.05		V/°C	Reference to 25°C, I <sub>D</sub> = -1mA	
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance			0.175	Ω	V <sub>GS</sub> = -10V, I <sub>D</sub> = -6.6A ④	
V <sub>GS(th)</sub>	Gate Threshold Voltage	-2.0		-4.0	V	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	
<b>g</b> fs	Forward Transconductance	2.5			S	V <sub>DS</sub> = -25V, I <sub>D</sub> = -7.2A®	
Loss	Drain to Source Lookogo Current	1	-	-25		$V_{DS} = -55V, V_{GS} = 0V$	
DSS	Drain-to-Source Leakage Current			-250	μA	$V_{DS} = -44V$ , $V_{GS} = 0V$ , $T_{J} = 150$ °C	
Lance Control	Gate-to-Source Forward Leakage	_		100	А	V <sub>GS</sub> = 20V	
GSS	Gate-to-Source Reverse Leakage	_		-100	nΑ	V <sub>GS</sub> = -20V	
Q <sub>a</sub>	Total Gate Charge			19		$I_{\rm D} = -7.2A$	
Q <sub>qs</sub>	Gate-to-Source Charge			5.1	nC	V <sub>DS</sub> = -44V	
Q <sub>gd</sub>	Gate-to-Drain ("Miller") Charge			10		V <sub>GS</sub> = -10V, See Fig. 6 and 13 4 6	
t <sub>d(on)</sub>	Turn-On Delay Time		13			V <sub>DD</sub> = -28V	
tr	Rise Time		55	2		I <sub>D</sub> = -7.2A	
t <sub>d(off)</sub>	Turn-Off Delay Time		23	_	ns	$R_G = 24\Omega$	
t <sub>f</sub>	Fall Time		37			R <sub>D</sub> = 3.7Ω, See Fig. 10 ⊕ ⑤	
L <sub>D</sub>	Internal Drain Inductance	_	4.5	-		Between lead, 6mm (0.25in.)	
L <sub>S</sub>	Internal Source Inductance	-	7.5	-	nΗ	from package and center of die contact®	
Ciss	Input Capacitance		350			V <sub>GS</sub> = 0V	
Coss	Output Capacitance		170		pF	V <sub>DS</sub> = -25V	
C <sub>rss</sub>	Reverse Transfer Capacitance		92			f = 1.0MHz, See Fig. 56	

#### Source-Drain Ratings and Characteristics

	Parameter	Min.	Тур.	Max.	Units	Conditions	
Is	Continuous Source Current (Body Diode)	-		-11	A	MOSFET symbol showing the	
I <sub>SM</sub>	Pulsed Source Current (Body Diode) ①	-		-44		integral reverse p-n junction diode.	
V <sub>SD</sub>	Diode Forward Voltage			-1.6	V	$T_J = 25^{\circ}C$ , $I_S = -7.2A$ , $V_{GS} = 0V$ ④	
trr	Reverse Recovery Time		47	71	ns	$T_J = 25^{\circ}C$ , $I_F = -7.2A$	
Qrr	Reverse Recovery Charge		84	130	nC	di/dt = 100A/µs ⊕ ⊚	
t <sub>on</sub>	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by $L_S$ + $L_D$					

#### Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature. ( See fig. 11 )
- ② Starting  $T_J = 25^{\circ}\text{C}$ , L = 2.8mH  $R_G = 25\Omega$ ,  $I_{AS} = -6.6A$ . (See Figure 12)
- ③  $I_{SD} \le$  -6.6A, di/dt  $\le$  240A/µs,  $V_{DD} \le V_{(BR)DSS}$ ,  $T_{LS} \le$  150°C
- $\ \, \bigoplus \,$  Pulse width  $\leq 300 \mu s; \,$  duty cycle  $\leq 2 \%.$
- \$This is applied for I-PAK, L $_{\$}$  of D-PAK is measured between lead and center of die contact
- © Uses IRF9Z24N data and test conditions.

<sup>\*\*</sup> When mounted on 1" square PCB (FR-4 or G-10 Material).
For recommended footprint and soldering techniques refer to application note #AN-994

# International TOR Rectifier

# IRFR/U9024NPbF




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics







Fig 3. Typical Transfer Characteristics




**Fig 4.** Normalized On-Resistance Vs. Temperature



**Fig 5.** Typical Capacitance Vs. Drain-to-Source Voltage



**Fig 7.** Typical Source-Drain Diode Forward Voltage



**Fig 6.** Typical Gate Charge Vs. Gate-to-Source Voltage





Fig 8. Maximum Safe Operating Area



**Fig 9.** Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms





Fig 13a. Basic Gate Charge Waveform



**Fig 12c.** Maximum Avalanche Energy Vs. Drain Current






Fig 13b. Gate Charge Test Circuit

# Peak Diode Recovery dv/dt Test Circuit



- \* Reverse Polarity for P-Channel
- \*\* Use P-Channel Driver for P-Channel Measurements




\*\*\*  $V_{GS}$  = 5.0V for Logic Level and 3V Drive Devices


Fig 14 For P Channel HEXFETS




#### D-Pak (TO-252AA) Package Outline

Dimensions are shown in millimeters (inches)








NOTE	iS:
1.0	DIMENSIONING AND TOLERANCING PER ASME Y14.5 M- 1994.
2.0	DIMENSIONS ARE SHOWN IN INCHES [MILLIMETERS].
3.0	LEAD DIMENSION UNCONTROLLED IN L5
4,0	DIMENSION D1 AND E1 ESTABLISH A MINIMUM MOUNTING SURFACE FOR THERMAL PAD.
5.0	SECTION C-C DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 [0.127] AND
	GIO TO DE AO EDON THE LEAD TO

SECTION C-C DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .00 .0010 [0.2540 FROM THE LEAD TIP. DIMENSION D & E DO NOT INCLUDE MOLD FLASH, MOLD FLASH SHALL NOT EXCEED .005" (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY. OUTLINE CONFORMS TO JEDEC OUTLINE TO-252AA.

		DIMEN	SIONS			
SYMBOL	MILLIN	ETERS	INC	HES	ĺ	
	MIN.	MAX.	MiN.	MAX.	NOTES	
A	2.18	2.39	.086	.094		
A1		0.13		005		
b	0,64	0.89	.025	.035	5	LEAD ASSIGNMENTS
61	0.64	0.79	.025	0.031	5	
b2	0.76	1,14	.030	.045		HEXFET
b3	4.95	5.46	.195	.215		
c	0.46	0,61	.018	.024	5	1,- GATE
c1	0.41	0.56	.016	.022	5	2 DRAIN
¢2	.046	0.89	.018	.035	5	3 SOURCE 4 DRAIN
D	5.97	6.22	-235	.245	6	4 DRAIN
D1	5.21	-	205	-	4	
Ε	6.35	6,73	.250	.265	6	IGBTs, CoPACK
E1	4 32	-	.170		4	
e	2.	29	.090	BSC		1 GATE
н	9.40	10.41	.370	.410	1	2 COLLECTOR
L	1,40	1,78	.055	.070		3. – EMITTER
L1	2.74	REF.	.108	REF.		4 COLLECTOR
L2	0.05	BSC	.020	BSC		
L3	0.89	1.27	.035	.050	1	
L4		1 02		040		
L5	1,14	1.52	.045	.060	3	
٠	0.	10*	0.	10*		
e1	0.	15*	0.	15*		

# D-Pak (TO-252AA) Part Marking Information






#### International IOR Rectifier

# IRFR/U9024NPbF

## I-Pak (TO-251AA) Package Outline

Dimensions are shown in millimeters (inches)



- DIMENSIONING AND TOLERANCING PER ASME Y14.5 M- 1994.
- DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].

  DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].

  DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED


  0.005" (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST

  EXTREMES OF THE PLASTIC BODY.
- THERMAL PAD CONTOUR OPTION WITHIN DIMENSION 64, L2, E1 & D1. LEAD DIMENSION UNCONTROLLED IN L3.
- DIMENSION 61, 63 APPLY TO BASE METAL ONLY. OUTLINE CONFORMS TO JEDEC OUTLINE TO-251AA. CONTROLLING DIMENSION; INCHES,

DIMENSIONS

LEAD	ASSIGNMENTS
	HEXFET


1	GATE
2	DRAIN
3	SOURCE
4 -	DDAIN




VIEW A-A

SYMBOL	MILLIM	ETERS	INC	HES	
	MIN.	MAX.	MIN.	MAX.	NOTES
A	2.18	2.39	0.086	.094	
A1	0.89	1.14	0,035	0,045	
b	0.64	0.89	0.025	0.035	
ь1	0.64	0.79	0.025	0.031	4
b2	0.76	1.14	0.030	0,045	
b3	0.76	1.04	0.030	0.041	
b4	5.00	5.46	0.195	0.215	4
c	0.46	0.61	0.018	0.024	
c1	0.41	0,56	0.016	0.022	
c2	.046	0.86	0.018	0,035	
D	5,97	6,22	0,235	0,245	3, 4
D1	5.21	-	0.205	-	4
Ε	6.35	6,73	0,250	0,265	3, 4
E1	4,32	-	0,170	-	4
e	2.	29	0,090 BSC		
L	8.89	9,60	0,350	0,380	
L1	1,91	2.29	0.075	0.090	
L2	0.89	1,27	0,035	0,050	4
L3	1.14	1.52	0.045	0.060	5
ø1	0'	15*	O*	15*	
			1	1	

### I-Pak (TO-251AA) Part Marking Information




OR




### D-Pak (TO-252AA) Tape & Reel Information

Dimensions are shown in millimeters (inches)



#### NOTES:

- 1. CONTROLLING DIMENSION: MILLIMETER.
- 2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
  3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



1. OUTLINE CONFORMS TO EIA-481.

Data and specifications subject to change without notice.



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information.12/04

Note: For the most current drawings please refer to the IR website at: <a href="http://www.irf.com/package/">http://www.irf.com/package/</a>