



Name:- Kashif Ali
Roll No:- 20P-0648

Section:- 2D. ①
Assignment 05



$$X = A' + A'B + AC$$

Q2:- Now Figer using NAND Gates.



Now Using NOR Gate




Figure (b) Using NAND Gates.

$$A'B + A'CD + BDD'$$





Figure (b) using NOR Gates

$$A'B + A'CD + BDD'$$



Q No 3 :-

JK flip-flop is basically a flip-flop that allows only one of its input terminals, which can be Set or reset at anytime under normal switching, so if it removes the Invalid State. That occurs in the SR flip-flop. However when both the inputs J and K are high means (1). when the clock input rises it will change as its changing position accordingly and when the inputs are high (1) the clock will "Toggle".

Q No 4:-

T_1	T_2	T_3	T	K_1	K_2	K_3	K	(9)
1	0	0	0	0	0	1	0	
1	1	0	0	1	0	0	0	
0	0	0	0	1	1	1	1	
1	1	1	1	0	0	1	0	
0	1	1	0	0	1	0	0	
1	0	1	0	0	1	1	0	
0	1	1	0					

T	K	Q
0	0	0
0	1	0
0	0	0
1	0	1
0	0	1
0	0	1

Q No 4:-

5

