## Lab 6 - Digital Clock - COPME470L

#### I. Introduction

Within this lab, we will design a digital clock that features a 'set feature' and 'alarm feature'. Three modes are required: clock counting mode with alarm off, alarm setting mode, and clock counting mode with alarm on. The digital clock will be implemented on the Basys3 where the 7 segment display is needed, one switch button to set alarm mode, and a few LEDs to represent that the alarm went off.

### **II.** Source Code

The code is divided into 2 modules. One module, 'clock', will have our 1 second timer, clock counting logic that will cause 60 seconds to turn into a minute etc., our finite state machine for the different modes, and the logic to output which specific number at the specified place of the 7 segment display. To represent these placements, we have 4 variables named 'hourten, 'hour', 'minten', and 'min'. For example, hourten is the MSB of the hour, so it will take /10 (integer) while min is the LSB of a minute hence it will take %(modulo) 10.

Within the FSM, we will have our count regular clock logic by increasing the seconds and setting alarm clock logic which is controlled by btnL, btnR, btnU, btnD along with its alarm mode. The middle button will trigger the set alarm mode. Pressing left or right will increase or decrease the hours. Pressing up and down will increase or decrease the minutes. When the switch0 is on, set alarm clock mode exits and alarm mode is on.

The second module, 'sev\_seg', controls the display of the alarm clock. Since the 7 segment display cannot display more than one number at a time, we will implement delay logic to trick the human eye.

//clock
`timescale 1ns / 1ps
module clock(
input clk,
//REGULAR CLOCK push button input rst, //regular clock mode -> PUSH BUTTON
///push buttons to set alarm clocks input btnC, btnU, btnD, btnR, btnL,

```
Kassandra Marquez
Compe470L
9 November 2021
input [3:0] sw,
output [6:0] seg,
output [3:0] an,
output reg [3:0] led //1b
  );
//************MEMORY REGS***********
//1second counter, Basys3 - 100MHz
reg[31:0] count = 0;
parameter max count = 1000000; //1562500;
//count clock logic
reg [5:0] mins, secs = 0;
reg [5:0] hours = 12;
//count alarm clock logic
reg [5:0] a mins, a secs, a hours = 0;
//og clock vals before alarm setting mode
reg [5:0] og hours, og secs, og mins = 0;
//CLK regs - set to 7 seg displays
reg [3:0] c hourten, c hour, c minten, c min = 0;
reg [0:0] current bit = 0; //when setting clock, this chooses between setting hr or min
//inst seven seg display mod
sev seg display(.clk(clk), .s hourten(c hourten), .s hour(c hour), .s minten(c minten),
.s min(c min),.an(an),.seg(seg));
//Clock Modes
parameter normal mode = 2'b00;
parameter set alarm clock = 2'b01;
parameter alarm mode = 2'b10;
reg [1:0] current mode = normal mode; //default
```

```
Kassandra Marquez
Compe470L
9 November 2021
always @(posedge clk) begin
  //**mode states
  led = 4'b0000;
  case(current mode)
    normal mode:
       begin
       if(a hours == hours && a mins == mins)
                     begin
                       led = 4'b11111;
                     end
      else
                     begin
                       led = 4'b0000;
                     end
         if(btnC) //middle button
            begin
              count \le 0;
              secs \le 0;
              current bit \leq 0;
              current mode <= set alarm clock;
            end
         if (count < max_count)
            begin
              count \le count + 1;
           end
         else
            begin
              count \le 0;
              secs \le secs + 1;
              //save og time
              og secs = secs;
              og mins = mins;
              og_hours = hours;
            end
       end//normal mode
    set alarm clock:
       begin
```

```
Kassandra Marquez
Compe470L
9 November 2021
         count \le 0;
         secs \le 0;
         current bit \leq 0;
         a mins <= mins;
         a hours <= hours;
         if(btnC) //if middle button pressed again, go back to normal mode
            begin
              current mode = normal mode;
            end
         if(count < 25000000)
            begin
              count \le count + 1;
            end
         else
            begin
              if(btnU) //up button -> inc minutes
                 begin
                   mins \le mins + 1;
                 end
             if(btnD) //down button -> dec minutes
                begin
                   if(mins > 0)
                     mins \le mins - 1;
               end
             if(btnL)
                 begin
                    hours \leq hours + 1;
                 end
             if(btnR)
                 begin
                     if(hours > 1)
                             begin
                               hours <= hours - 1;
```

```
Kassandra Marquez
Compe470L
9 November 2021
                           end
                end
           end//end else
        //trigger FSM
        if(sw == 4'b0001)
         begin
           //alarm_mode is on
           current mode = alarm mode;
         end
        else
         begin
           //stay in set_alarm_clk
           current mode = set alarm clock;
         end
       end//set alarm clock
    alarm_mode: //switch is ON! need LED
       begin
         if(sw == 4'b0000)
           begin
             current_mode = normal_mode;
           end
        if(sw == 4'b0001)
           begin
                  secs = og\_secs;
```

end //end else end//alarm mode

mins = og\_mins; hours = og\_hours;

```
Kassandra Marquez
Compe470L
9 November 2021
  endcase
  //**REGULAR clock count logic
  if(secs \ge 60)
    begin
      secs \le 0;
      mins \le mins + 1;
    end
  if(mins \ge 60)
    begin
      mins \le 0;
      hours \le hours + 1;
    end
  if(hours == 13)
    begin
      hours <= 1; //rst hours
    end
  //**set outputs to display**
  c min <= mins % 10; //take remainder / 10 since LSB of min
  c minten <= mins / 10; //take int math /10 since MSB of min
  if(hours < 10) //0-9
    begin
      c hourten <= 0;
      c hour <= hours % 10;
    end
  else //10-12
    begin
      c hourten <= hours / 10;
      c hour <= hours % 10;
    end
end//end posedge clk
endmodule//clk mod
//*********************************
```

```
Kassandra Marquez
Compe470L
9 November 2021
//7 SEG DISPLAY------
`timescale 1ns / 1ps
module sev seg(
input clk,
input [3:0] s hourten, s hour, s minten, s min,
output reg[3:0] an, //4 places display, or 7seg selector! 'an' from const.
output reg[6:0] seg //7 segment display # 'seg' from const.
  );
//************MEMORY REGS***********
reg[1:0] current place = 0; //are we in hourten,hr,mint, min? (0-3)
reg[6:0] seg out [3:0]; //we will use 'curr place' for 3-0
reg [18:0] count = 0; //timer for illusion
parameter max count = 500000; \frac{1}{500,000/100}Mhz -> 5ms
//***CONNECT 7seg to CLK module*********
wire [3:0] four b data [3:0]; //size 4b will array 0-4 ea rep hourten,hr,mtn,min...
assign four b data[0] = s min;
assign four b data[1] = s minten;
assign four b data[2] = s hour;
assign four b data[3] = s hourten;
always @(posedge clk) begin
  if(count <= max count)</pre>
    begin
      count \le count + 1;
    end
  else
    begin
      current place <= current place + 1;
      count \le 0;
    end
  case(four b data[current place])
```

```
Kassandra Marquez
Compe470L
9 November 2021
    4'b0000: seg out[current place] <= 7'b1000000;
    4'b0001: seg out[current place] <= 7'b1111001;
    4'b0010: seg out[current place] <= 7'b0100100;
    4'b0011: seg out[current place] <= 7'b0110000;
    4'b0100: seg out[current place] <= 7'b0011001;
    4'b0101: seg out[current place] <= 7'b0010010;
    4'b0110: seg out[current place] <= 7'b0000010;
    4'b0111: seg out[current place] <= 7'b1111000;
    4'b1000: seg out[current place] <= 7'b00000000;
    4'b1001: seg out[current place] <= 7'b0011000;
    default:seg out[current place] <= 7'b0000000;
  endcase
case(current place)
  0:
    begin
       an \le 4'b1110;
       seg \le seg out[0];
    end
  1:
    begin
       an \leq 4'b1101;
       seg \le seg out[1];
    end
  2:
    begin
       an \leq 4'b 1011;
       seg \le seg out[2];
    end
  3:
    begin
       an \leq 4'b0111;
       seg \le seg out[3];
    end
endcase
end //end always
endmodule
```

//\*

Kassandra Marquez Compe470L 9 November 2021

## III. Demo

https://youtu.be/jCI8hgL1nb0

# IV. Conclusion

As a result of this lab, I learned how to control a 7segment display through my clock logic and also trick the human eye when trying to display more than one number at a time so that our digital clock can be displayed. I also understood the difference between / and % as it comes in handy when choosing which part of the minute or hour is to be displayed.