COMPE470L LAB 5 UART

Introduction:

Within Lab 5, we will be creating a universal asynchronous receiver and transmitter on the Basys3 board with a baud rate of 9600 bits/s. The validity of the design will be tested by using PuTTy as our terminal emulator in which we will input ASCII characters of our last name. In this case, the ASCII characters to be sent are 'M', 'A', 'R', 'Q', 'U', 'E', 'Z'.

Source Code:

For implementing the transmitter and receiver, we will design a finite state machine. Our FSM consists of 5 states: IDLE \rightarrow START BIT \rightarrow DATA BITS \rightarrow STOP BIT \rightarrow CLEAN UP. Knowing that the Basys3 board has a 100MHz clock, we will set up a 'CLKS_PER_BIT' parameter that will serve as a limit for our input clock that will count up to 10416 to account for our 9600 bits/s Baud rate.

For both the transmitter and receiver, we will have input data values that will trigger their own FSM. If enabled, the machine will leave the IDLE state and go on to START BIT state. After START BIT, the machine will then start transmission/reception serially by using a bit index. In this case, our bit index goes from 0 - 7 places. Once it reaches the last bit index, the machine will then go to STOP BIT state and finish in CLEAN UP where our memory registers are resetted.

Then we will have a top module to connect the transmitter, receiver, and Basys3 board. Using the constraint files, 'RsRx' will be our input while 'RxTx' will be our output. The data coming out of the receiver will then become our input for our transmitter hence, we will connect them with a wire. Lastly, the data values in Rx will be connected to the data values in Tx so that the FSM will act accordingly.

```
//----uart tx-----
`timescale 1ns / 1ps
module uart tx
 #(parameter CLKS PER BIT = 10416)
 (
 input
          i Clock,
 input
          i Tx DV,
 input [7:0] i Tx Byte,
 output
          o Tx Active,
 output reg o Tx Serial,
          o Tx Done
 output
 );
 parameter s IDLE
                      = 3'b000;
```

```
Kassandra Marquez
Compe470L
13 October 2021
 parameter s TX START BIT = 3'b001;
 parameter s TX DATA BITS = 3'b010;
 parameter s TX STOP BIT = 3'b011;
 parameter s CLEANUP = 3'b100;
 reg [2:0] r SM Main = 0;
 reg [7:0] r Clock Count = 0;
 reg [2:0] r Bit Index = 0;
 reg [7:0] r Tx Data = 0;
         r Tx Done = 0;
 reg
         r Tx Active = 0;
 reg
 always @(posedge i Clock)
  begin
   case (r_SM_Main)
    s IDLE:
     begin
      o Tx Serial \leq 1'b1;
                               // Drive Line High for Idle
      r Tx Done <= 1'b0;
      r Clock Count <= 0;
      r Bit Index \leq 0;
      if (i_Tx_DV = 1'b1)
       begin
        r Tx Active \leq 1'b1;
        r Tx Data <= i Tx Byte;
        r SM Main <= s TX START BIT;
       end
      else
       r SM Main <= s_IDLE;
     end // case: s IDLE
    // Send out Start Bit. Start bit = 0
    s TX START BIT:
     begin
      o Tx Serial <= 1'b0;
      // Wait CLKS PER BIT-1 clock cycles for start bit to finish
```

```
Kassandra Marquez
Compe470L
13 October 2021
      if (r Clock Count < CLKS PER BIT-1)
       begin
        r Clock Count <= r Clock Count + 1;
        r SM Main <= s TX START BIT;
       end
      else
       begin
        r Clock Count \leq 0;
        r SM Main <= s TX DATA BITS;
       end
     end // case: s_TX_START_BIT
    // Wait CLKS PER BIT-1 clock cycles for data bits to finish
    s TX DATA BITS:
     begin
      o Tx_Serial <= r_Tx_Data[r_Bit_Index];
      if (r Clock Count < CLKS PER BIT-1)
       begin
        r Clock Count <= r Clock Count + 1;
        r SM Main <= s TX DATA BITS;
       end
      else
       begin
        r Clock Count \leq 0;
        // Check if we have sent out all bits
        if (r Bit Index < 7)
         begin
          r Bit Index \leq r Bit Index + 1;
          r SM Main <= s TX DATA BITS;
         end
        else
         begin
          r Bit Index \leq 0;
          r_SM_Main <= s_TX_STOP_BIT;
         end
       end
     end // case: s TX DATA BITS
```

```
// Send out Stop bit. Stop bit = 1
   s TX STOP BIT:
    begin
     o Tx Serial \leq 1'b1;
     // Wait CLKS PER BIT-1 clock cycles for Stop bit to finish
     if (r Clock Count < CLKS PER BIT-1)
      begin
       r Clock Count <= r Clock Count + 1;
       r SM Main <= s TX STOP BIT;
      end
     else
      begin
       r Tx Done <= 1'b1;
       r Clock Count \leq 0;
       r SM Main <= s CLEANUP;
       r_Tx_Active <= 1'b0;
      end
    end // case: s Tx STOP BIT
   // Stay here 1 clock
   s_CLEANUP:
    begin
     r Tx Done \leq 1'b1;
     r SM Main <= s IDLE;
    end
   default:
    r_SM_Main <= s IDLE;
  endcase
 end
assign o Tx Active = r Tx Active;
assign o_Tx_Done = r Tx Done;
```

```
Kassandra Marquez
Compe470L
13 October 2021
endmodule
//----uart rx-----
`timescale 1ns / 1ps
module uart rx
#(parameter CLKS PER BIT = 10416)
 input
          i Clock,
          i Rx Serial,
 input
           o Rx DV,
 output
 output [7:0] o Rx Byte
 );
 parameter s IDLE
                      = 3'b000;
 parameter s RX START BIT = 3'b001;
 parameter s RX DATA BITS = 3'b010;
 parameter s RX STOP BIT = 3'b011;
 parameter s CLEANUP = 3'b100;
         r Rx Data R = 1'b1;
 reg
 reg
         r Rx Data = 1'b1;
 reg [7:0] r Clock Count = 0;
 reg [2:0] r_Bit_Index = 0; //8 bits total
 reg [7:0] r Rx Byte
                        = 0;
         r Rx DV
 reg
                    = 0;
          r SM Main = 0;
 reg [2:0]
// Purpose: Double-register the incoming data.
 // This allows it to be used in the UART RX Clock Domain.
 // (It removes problems caused by metastability)
 always @(posedge i Clock)
  begin
   r Rx Data R <= i Rx Serial;
   r Rx Data <= r Rx Data R;
  end
```

// Purpose: Control RX state machine

```
Kassandra Marquez
Compe470L
13 October 2021
 always @(posedge i Clock)
  begin
   case (r SM Main)
    s IDLE:
     begin
      r Rx DV \ll 1'b0;
      r Clock Count \leq 0;
      r Bit Index \leq 0;
      if (r Rx Data == 1'b0)
                               // Start bit detected
       r SM Main <= s RX START BIT;
      else
       r SM Main <= s IDLE;
     end
    // Check middle of start bit to make sure it's still low
    s RX START BIT:
     begin
      if (r Clock Count == (CLKS PER BIT-1)/2)
       begin
        if (r Rx Data == 1'b0)
         begin
          r Clock Count <= 0; // reset counter, found the middle
          r_SM_Main <= s_RX_DATA_BITS;
         end
        else
         r SM Main <= s IDLE;
       end
      else
       begin
        r Clock Count <= r Clock Count + 1;
        r SM Main <= s RX START BIT;
       end
     end // case: s RX START BIT
    // Wait CLKS PER BIT-1 clock cycles to sample serial data
    s RX DATA BITS:
     begin
```

```
Kassandra Marquez
Compe470L
13 October 2021
      if (r Clock Count < CLKS PER BIT-1)
       begin
        r Clock Count <= r Clock Count + 1;
        r SM Main <= s RX DATA BITS;
       end
      else
       begin
        r Clock Count
                           <= 0:
        r Rx Byte[r Bit Index] <= r Rx Data;
        // Check if we have received all bits
        if (r Bit Index < 7)
         begin
          r Bit Index \leq r Bit Index + 1;
          r SM Main <= s RX DATA BITS;
         end
        else
         begin
          r_Bit_Index \le 0;
          r SM Main <= s RX STOP BIT;
         end
       end
     end // case: s_RX_DATA_BITS
    // Receive Stop bit. Stop bit = 1
    s RX STOP BIT:
     begin
      // Wait CLKS PER BIT-1 clock cycles for Stop bit to finish
      if (r Clock Count < CLKS PER BIT-1)
       begin
        r Clock Count <= r Clock Count + 1;
        r SM Main <= s RX STOP BIT;
       end
      else
       begin
        r Rx DV
                     <= 1'b1;
        r Clock Count <= 0;
        r SM Main <= s CLEANUP;
       end
```

```
Kassandra Marquez
Compe470L
13 October 2021
     end // case: s RX STOP BIT
    // Stay here 1 clock
    s CLEANUP:
     begin
      r SM Main <= s IDLE;
      r Rx DV <= 1'b0;
     end
    default:
     r_SM_Main <= s IDLE;
   endcase
  end
 assign o Rx DV = r Rx DV;
 assign o Rx_Byte = r_Rx_Byte;
endmodule
//----top module-----
'timescale 1ns / 1ps
module top(
  input clk,
  input RsRx,
  output RsTx
  );
  wire [7:0] data;
  wire dv;
  parameter CLKS PER BIT = 10416;
  uart rx #(.CLKS PER BIT(CLKS PER BIT)) uut0 (.i Clock(clk), .i Rx Serial(RsRx),
.o Rx Byte(data), .o Rx DV(dv));
  uart tx #(.CLKS PER BIT(CLKS PER BIT)) uut1 (.i Clock(clk), .i Tx Byte(data),
.o Tx Serial(RsTx), .i Tx DV(dv));
```

Kassandra Marquez	
Compe470L	
3 October 2021	
endmodule	
/	

Demo

https://youtu.be/uFRN6UUm8q8

Screenshot



Conclusion

Within this lab, I realized that I must pay attention to the specific frequency of the clock so that I can calculate the baud rate behavior correctly. In this case, since the Basys3 is a 100Mhz clock and we want a 9600 bit/s baud rate, the amount 'clks_per_bit' I must count up to was 10,416. If it was significantly less than 10,416, then the baud rate would be too fast and PuTTy would output wrong values. If it was significantly greater than 10,416, then it would be too slow and again PuTTy would output wrong values. So essentially, I learned to be careful and use the Boards components and characteristics, because I mistakenly assumed it was a 10Mhz clock.