

Assignment on Memory Management

K.R. M.M. Kahandawa - UWU/CST/201041

① Paging and segmentation are both memory management techniques used in operating systems to facilitate the conversion of virtual addresses to physical addresses. Each has its own approach to address translation structures, and they differ in terms of the amount of memory required for these structures.

1. Paging

* Address translation structure - Paging uses a page table to map virtual addresses to physical addresses. The page table is organized into fixed size blocks or pages, which correspond to fixed size portions of the virtual address space.

* Memory requirements - The size of page table depends on the size of the virtual address space and the page size. If the virtual address space is large, a significant portion of memory may be needed to store the page table. However, the page table is relatively simple and doesn't require a large number of entries for most practical applications.

* Fragmentation - Paging can lead to internal fragmentation because pages are typically of a fixed size. This means that some memory within

a page may remain unused , resulting in wasted space.

2. Segmentation .

35

* Address translation structure - Segmentation uses segments to divide the virtual addresses space into different logical segments , such as a code , data and stack . Each segment can have its own base address and size . To translate a virtual address the OS needs to look up the appropriate segment descriptor .

40

* Memory Requirements - The size of the address translation structures in segmentation depends on the number of segments and their sizes . If there are many segments , or if the segments are of varying sizes , the memory requirements for the segment description can be significant .


50

55

* Fragmentation - Segmentation can lead to external fragmentation because segments are not of fixed size . As segments are allocated , gaps may appear in memory that are too small to hold a new segment but too ~~long~~ large to be used efficiently .

60

2



	limit	base	
0	1000	1400	1400
1	400	6300	2400
2	400	4300	
3	1100	3200	3200
4	1000	4700	

Segment Table

Segment 3

logical address

space.

4300

Segment 2

4700

Segment 4

* Principles of Segmentation

Memory Management

5100

6300

6700

Segment 1

physical Memory

Each process has its own logical space

Intended interface on data corruption between processes

Processes

* Principles of Segmentation Management

01. Segmentation Units - Memory is divided into segments. where each segment represents a logical unit such as code segment, data segment or stack segment.
02. Segment Descriptor - Each segment is associated with a segment descriptor, which contains information about the segment's location, size & access rights.
03. Address Translation - When a program references a memory location, a segment selector is used to locate the corresponding segment descriptor.
04. Segment Sharing - Segmentation can facilitate sharing of memory segments among processes. Multiple processes can reference the same segment descriptor, promoting efficient memory utilization.

③ Sharing a reentrant module is generally easier when segmentation is used compared to pure paging. This is because Segmentation allows for finer-grained control over memory access and sharing, while pure paging tends to be less flexible in this regard.

• Scenario → Consider a multi-user operating system where multiple processes need to execute a common system library or shared code module that is reentrant. This shared code module is used by various process simultaneously.

* Segmentation approach:-

1) Segmentation divides memory logically - In segmentation, different parts of the address space are divided into segments, each with its own base address and size. You can have a dedicated segment for the shared code module.

2) Shared code segment - Create a shared code segment specifically for the reentrant module. All processes that need to access this module reference the same shared code segment in their segment tables.

3) Memory protection - Can set appropriate access permissions for the shared code segment to ensure that multiple processes can read and execute the code simultaneously, but they cannot modify it. This is essential for safety in reentrant modules.

35 4) Efficient sharing - since all processes refer to the same shared code segment, there is no duplication of code in memory. This make efficient use of memory and any updates to the module are immediately visible to all processes that use it.

* Pure Paging approach :-

40 1) Paging divides memory into fixed-size pages - memory is divided into fixed-size pages, and each page may contain different parts of code and data.

45 2) Shared code in page - To share the reentrant module in a paging system, might need to divide the module into pages and allocate these pages to each process. However this can be inefficient and complex, especially if the module span multiple pages.

50 3-) Duplication - Since each progress gets its own copy of the pages containing the reentrant module, this can lead to memory duplication. Multiple instances of the same code module occupy separate memory pages, leading to increased memory usage

55 4) Synchronization - Ensuring safe concurrent execution of the shared module might require additional synchronization mechanisms to

prevent race conditions and data corruptions, as processes may execute their own copies of the module.

* Sharing a reentrant module is easier and more efficient with segmentation, because it allows for the creation of a dedicated shared code segment, efficient memory utilization, and fine-grained control over access permissions.

④ * Paging in 32-bit Architecture.

• Address Space

- * The CPU can generate 32 bit virtual addresses
- * There are 2^{32} (4 GB) possible virtual addresses

• Page size

- * Typical page size in 32-bit systems are 4 KB (4096 bytes)

* The Virtual address space is divided into pages and the physical memory is divided into page frames of the same size.

• Page Table

* To map Virtual addresses to physical addresses a page table is used.

* Page table typically consist of multiple entries one for each page in the virtual address space.

* Each entry contains the mapping information for a virtual page to a physical page frame.

* The page table itself is stored in Physical memory.

- Translation process.

- * To translate virtual address to physical address ;

- The CPU splits the virtual address

- into a page number and an offset within the page.

- It looks up the page number in the page table to find the corresponding page frame number.

- The offset within the page is added to the base address of the page frame to form the physical address.

- Memory protection.

- * Paging allows for memory protection by setting access permissions on a per-page basis in the page table entries.

- * Unauthorized accesses result in page faults and are handled by the operating system.

- * Paging in 64 bit architecture

- Address Space.

- * In 64 bit architecture , the CPU can generate 64 bit virtual addresses.

- * This provides an extremely large address space of 2^{64} .

- Page Size

- * Page size in 64 bit systems are typically still 4 KB but can be larger, such as 2 MB or 1 GB.

- * Larger page sizes can reduce the overhead of managing a large number of small pages.

• Page Table

- * With the vastly expanded address space, the page table becomes more complex and larger.
- * A straightforward flat page table with a 1-to-1 mapping of virtual pages to physical frames would be impractical.
- * To manage this, hierarchical or multilevel page tables are often used.
- * In these systems, the page table is divided into multiple levels, and each level maps a portion of the virtual address space to physical frames.

• Translation process.

- * The translation process in 64-bit system is similar to 32-bit system but involves traversing multiple levels of page tables to find the physical frame number.
- * This hierarchical approach helps manage the vast address space more efficiently.

• Memory protection

- * remains a key feature in 64-bit systems, allowing for fine-grained control of permissions on a per-page basis, just like in 32-bit systems.


• Large pages.

- * 64-bit architectures often support large page sizes for improved performance in certain scenarios.
- * Large pages can reduce the size of the page table and improve TLB efficiency.


⑤ a) Partition Allocation Methods.

In here, when there is more than one partition freely available to accommodate a process's request, a partition, a partition allocation must be selected. To choose a particular partition, a partition allocation method is needed. A partition allocation method is considered better if it avoids internal fragmentation. There are different Placement Algorithm;


1. first fit - The partition is allocated which is the first sufficient block from the top of main memory. It scans memory from the beginning and changes the first available block that is large enough. Thus it allocates the first hole that is large enough.



2. Best fit - Allocate the process to the partition which is the first smallest sufficient partition among the free available partition. It searches the entire list of holes to find the smallest hole whose size is greater than or equal to the size of the process.



8. Worst fit - Allocate the process to the partition which is the largest sufficient among the freely available partitions available in the main memory. It is opposite to the best-fit algorithm. It searches the entire list of holes to find the largest hole and allocate it to process.



4. Next fit - This is similar to the first fit but it will search for the first sufficient partition from the last allocation point.

b) Paging and Translation Look-aside Buffer.

- * It is fast lookup hardware cache.

- * It contains the recently or frequently used page table entries.

- * It has 2 parts - Key & Value.

- * More expensive.

Paging with TLB

- * When a logical address is generated by CPU, its page number is presented to TLB.

- * TLB hit - If the number is found, its frame number is immediately available and is used to access memory.

- * TLB miss - If the page number is not in the TLB,

a memory reference to the page table must be made
* Hit ratio - percentage of times that a particular page is found in the TLB.

