# Fully Differential Gilbert Cell Mixer Design

Submitted by KASYAP.V.KARUN (EE17M038)

# Fully Differential Double Balanced Gilbert Mixer

## 1) Introduction


This project consists of design and simulation (in Eldo circuit simulator) of Fully differential Gilbert Cell mixer that works for Local Oscillator frequencies form 2.3GHz to 2.6GHz in IBM 90nm technology. The other specifications of the mixer are given below;

#### **Specifications:**

- ➤ VDD = 1.2V
- ➤ Conversion Gain > 15dB
- ➤ SSB Noise Figure >13dB
- ightharpoonup IIP2 > 50dBm
- ightharpoonup IIP3 > 5dBm
- ➤ Gain expansion < 2dB

IIP2 plot should be plotted under a mismatch of 0.1% between the two halves of the differential mixer. The bias transistor and current mirror transistors shouldn't be altered in this case since both of these are not part of differential pair. But IIP3 plot should be simulated under no mismatch between the two halves of Gilbert mixer. Gain expansion in IM2 and IM3 curves shouldn't be more than 2dB(not given as specification)

#### 2) Circuit Diagram



- \* MI, M2, M3 and M4 -> Switching transistors
- \* M5 and M6
- -> Gm-stage transistors
- \* M7 omd M8
- -> Bion transistors
- \* MIO and M9
- pmos transistors for enhanced transconductance

Bulk terminals of all NMOss one connected to ground and that of PMOSs are connected to Vop (not shown in Fig.1).

Two resistors with value of (would less than RL) is used for better linearity of the (truit [2].

## 3) Hand Design

Refer Fig.1: Apply KVL from Von to ground through R\_-MI-M5-M7.

Assuming all the translators will be in soduration during mixer operation and Vosat = vov for all the NMOS transistors.

From the small signed analysis of the circuit in Fig 1;

Voltage Conversion (rain), 
$$V_{ca} = \frac{R_L(2/\pi)}{R_s + (1/9_{max})} \ge 15 dB = 5.62 vlv - - - 2$$

On substituting the value R\_=10K1 and R=101 : 1/9m= 1769.359

Put 
$$T_D = \frac{9 \text{mVoV}}{2}$$
 in eqtin =0; "  $V_{0v} = \left[\frac{2 \text{Von}}{(1-4)9 \text{mRo} + 6}\right] = 0.312 \text{v}' - -- (7)$ 

# \* Width (alculation of Bias NMOS (M7):

Here  $V_S = 0v$ ,  $V_D = V_{0v} = 0.312v$ ,  $V_{Th} = 220 \text{mV}$  (Based on simulation) Then take  $V_{CL} = 0.532v$ 

on sweeping the value of W for L=500nm, it is obtained that;

" 
$$W_{+} = 28.365 \mu \text{m}$$
" for  $I_{D_{+}} = 2x88.14 \mu \text{A} = 176.28 \mu \text{A}$ 

# \* Width Calculation of Gm-NMOS (M5 and M6):

Here  $V_{45} = (V_{D7} + I_{D6}R_D) = 0.3129 \text{ v}$ ,  $V_{Th} = 240 \text{ mV} (Boxed on simulation)$  $V_{D6,5} = 0.6249 \text{ v}$ 

Then take VC6,5 = 0.8649 v.

\* Width (alculation of Switching NMO) (MI,M2,M3 and M4):

Here  $V_5=0.6249v$ ,  $V_D=0.4369v$  and  $V_{Th}=260mV$  (Based on simulation) Thun take  $V_{Ch}=1.197v$ 

For  $TD_1 = TD_2 = TD_3 = TD_4 = 88.14 \mu A$  Take  $W_1 = W_2 = W_3 = W_4 = 43.461 \mu$ 

\* Width of PMOS (M9 and M10):

Here  $V_s = 1.2v$ ,  $V_D = 0.9369v$ ,  $V_{th} = 0.218v$  (Based on simulation) Than take  $V_{ct} = 0.815v$ 

For In= In0 = 61.698 HA -> Take " My=W10 = 20.362 µm"

\* (alculation of RL amal CL:

From Fig. 1; 
$$(80)_{19} = (80)_{110} = 0.3 \times 88.14 \times 10^{-6} \times R_L$$
  
=  $(2.644.2 \times 10^{-5}) R_L$ 

Since (150)mg = 0.2631v  $\longrightarrow$  Take "R\_=10kn"  $\longrightarrow$  It will give slight variation in DC operating points

out the frequencies above base band frequency (it 20 MHz).

Take 
$$f_{-3d8} = 50 \text{ MHz} = \frac{1}{2\pi R_L C_L} \longrightarrow \text{Take "}(\underline{l} = 0.318 \text{ pF"})$$

\* Width Calculation of current Mirror (No):

Take 
$$W_{C} = (W_{7}/_{0}) \longrightarrow : I_{Blos} = (I_{D_{7}}/_{0})$$
  
So "  $W_{C} = 2.8365 \,\mu\text{m}$ "

# Hand Calculated of Specifications

i) 
$$V_{11P_2} = 4(V_{CU} - V_{Th})_{5.6} \cdot \frac{V_{LO}}{V_{05}} - - - > From [1]$$

where VLD is the amplitude of Equare publication to port Vos is the gate offset voltage given to REport - transistors

From the hand design; 
$$(V_{CW}-V_{Th})_{3.6}=0.312 \text{ V}$$
  
 $V_{LO}=0.68 \text{ V}$ 

Offset voltage (Vos) is calculated from the duign by applying 0.1% mismails between the two hours of the differential pair.

Vos = 
$$10\mu V$$
 ---> From the simulation  
80 "  $11P2 = 98.574 dBm$ "

ii) 
$$R_{11}R_3 \approx \frac{8}{3} \cdot \frac{V_{\text{Jale L}}}{H_6 R_5} \text{ Vov} \left(1 + \frac{\mu_1 V_{\text{ove}}}{4 V_{\text{sate L}}}\right) \left(1 + \frac{\mu_1 V_{\text{ove}}}{2 V_{\text{sate}} L}\right)^2 - - - \rightarrow \text{From [2]}$$

From simulation;  $V_{\text{sate}} = 91.75 \,\text{mV}$  and  $V_{\text{DSG}} = 0.383 \,\text{V} = \text{Vove}$ (XOP simulation) =  $V_{\text{Sate}}$ 

Put 
$$\Upsilon = (2/3)$$
,  $g_{m_6} = 0.565 \,\text{mAlv} \longrightarrow {}^{\text{U}} \,\text{NF}_{GSB} = 11.6 \,\text{dB}^{\text{U}}$ 


#### 4) Results

#### a. Main Results

#### i. Voltage Conversion Gain v/s LO frequency Plot

A differential RF input of 10uV is applied to the RF port of the mixer and the ratio of Power of IM1 harmonic at IF port and the input at RF port are measured. For the entire simulation for finding voltage conversion gain, the LO frequency and RF frequency differs by 20MHz.

The plot of VC gain v/s LO frequency is given below (in Fig.1);



: Fig.1


The VC gain v/s LO frequency values are tabulated in Table.1;

LO Frequency (in GHz)	VC Gain (in dB)
2.3	25.2882
2.31	25.2878
2.32	25.2874
2.33	25.2869
2.34	25.2865
2.35	25.2863
2.36	25.2858
2.37	25.2854
2.38	25.2851
2.39	25.2847
2.4	25.2843
2.41	25.2838
2.42	25.2833
2.43	25.2828
2.44	25.2824
2.45	25.282
2.46	25.2817
2.47	25.2814
2.48	25.281
2.49	25.2807
2.5	25.28
2.51	25.2794
2.52	25.279
2.53	25.2789
2.54	25.2785
2.55	25.278
2.56	25.2777
2.57	25.2774
2.58	25.2769
2.59	25.2766
2.6	25.2762


: Table-1

The VC gain shows a maximum value around LO frequency equal to 2.45GHz. The Voltage conversion gain will decrease as the base band message frequency decrease. This happens due to the low pass action of RC circuit at the drain side of switching transistors.

#### ii. Noise Figure




The screenshot of simulation results of top noise contributors are given below;



## iii. <u>IIP2 Plot</u>


The IIP2 simulation is done after making a mismatch of 0.1% between the two halves of the differential Gilbert mixer. The width of transistors, resistance value and capacitance values are changed on both sides of differential Gilbert mixer so that the average value of both the sides equals with our initial design.



Simulated IIP2 Value = 59dBm

Simulated OIP2 Value = 38.03dBm

# iv. IIP3 Plot



Simulated IIP3 Value = 15.61dBm Simulated OIP3 Value = -0.2004dBm

## 5) Comparison of Simulated Results & Designed Values

#### a. Comparison of Circuit Design Variables

Design Variables	Designed	Simulated Value
	Value	
$ m I_{Bias}$	17.628uA	17.64uA
$ m I_{D7}$	176.28uA	182.82uA
$I_{D5}, I_{D6}$	88.14uA	91.41uA
$I_{D1}, I_{D2}, I_{D3}, I_{D4}$	88.14uA	91.41uA
$I_{D9}$ , $I_{D10}$	61.698uA	66uA
$ m I_{RL}$	26.442uA	25.41uA
ἀ (Alpha)	0.3	0.278
RFBias	0.815V	0.845V
LOBias	1.197V	1.2V
PMOSBias	0.8649V	0.8649V
gm <sub>5</sub> , gm <sub>6</sub>	1mA/V	0.942mA/V

### b. Comparison of Design Specifications

Specification	Designed Value	Simulated Value
VC Gain	21.995dB	25.2914dB
SSB Noise Figure (at	11.6dB	12.16dB
10KHz)		
IIP2	98.574dBm	59dBm
IIP3	10.789dBm	15.61dBm
Power Dissipation	370.188uW	383.28uW

#### 6) References

[1] RF Microelectronics, 2nd Edition by Behzad Razavi, Prentice Hall Publications

[2]https://www.google.co.in/url?sa=t&rct=j&q=&esrc=s&source=web&cd=1&cad=rja&uact=8&ved=0ahUKEwisgNPV35PaAhUCT48KHU69BJcQFggmMAA&url=http%3A%2F%2Fwww.odyseus.nildram.co.uk%2FRFIC\_Circuits\_Files%2FMOS\_Gilbert\_Cell\_Mixer.pdf&usg=AOvVaw1G-tR\_WRm2eCXcx3m7grsq

Gilbert Cell Mixer Design Tutorial PDF by JP Silver