# LC VCO Design Project

Submitted by KASYAP V KARUN (EE17M038)

#### **LC VCO Design**

#### 1) Introduction


This project consists of design and simulation (in Eldo circuit simulator) of LC Voltage Controlled Oscillator (LC VCO) that generates for frequencies form 4.6GHz to 5.2GHz, realized by fine and course tuning in IBM 90nm technology. Design a VCO buffer also in order to produce 0 to  $V_{DD}$  swing across two single ended load capacitors of 100fF each. The other specifications of the VCO are given below;

#### **Specifications:**

- i)  $V_{DD} = 1.2V$
- ii) Frequency of Oscillation(f<sub>osc</sub>) ranges from 4.6GHz to 5.2GHz
- iii) Phase noise specification:
  - a. -90dBc/Hz at  $f_{off} = 100$ kHz
  - b. -135dBc/Hz at  $f_{off} = 20$ MHz
- iv) Minimum VCO differential output amplitude = 0.8V
- v)  $K_{VCO} = 50MHz/V$  for fine tuning
- vi) Minimize Power dissipation

The LC VCO is expected to have a cross coupled pair of transistors and a resonance tank. There should be a current source either at the top or bottom of the LC VCO to provide enough drain current through the transistor. An NMOS in diode connected format (i.e. drain, source and bulk are tied together and gate acts as another terminal) is used for fine tuning of the capacitor value in the tank circuit at the drain of the cross coupled transistor pair. The course tuning of the oscillator is realized using a digitally controlled capacitor bank (refer the 2<sup>nd</sup> section of this document) and an ADC.

#### 2) Circuit Diagram




MI -> Currend mirror transistor

M2 -> Blow bottom transistor

M3, M4 -> Cross coupled transistors

M5, M6 -> Acts as varactors for fine tuning



### 3) Hand Design

X

\* Take Lyank = 
$$10H - - - Assumption - 0$$

We know that  $\omega = 2\pi i f = \frac{1}{\sqrt{LC}} \longrightarrow LC = Lyank \cdot Ctank = \frac{1}{4\pi^2 f^2}$ 

From assumption - 0 and 0;

 $C_{lank} = 1.05 pF - - - - 3$ 

Let Rank be the equivalent series resistance of the inductor model given earlier; then Rank = 1.5 1 (nearly) --- -4

\* Now apply KVL amough oneside of the LCVCO (it through Voo -> Ltank -> Rtank -> M3 -> M2), then

$$V_{DD} - I_{Q}R_{100}k - [V_{08}]_{3} + (V_{08})_{2} = 0$$

$$\implies V_{DD} - 1.5I_{Q} - 2V_{04} = 0 - - - 6$$

Since  $V_{DD} = 1.2v$  &  $T_D$  is in mA range,  $V_{OV} \approx \frac{V_{DD}}{2} = 0.6v - - - \hat{G}$ 

Output voltage swing, Vous = 4 Islog; Req = 4. Ing. Rank where Req is the equivalent resistance seen across the output terminals.

Bias current through M2, To2 = To3+To4 = 0.436mA

Take 
$$(W/L)_2 = 10 (W/L)_1 \longrightarrow T_{D_1} = T_{blos} = \frac{T_{D_2}}{10} = 43.6 \,\mu\text{A} - - - - - \frac{1}{3}$$

\* From 6; take  $V_{0v}=0.55v=V_{0s_2}=V_{0s_3,4}----> Assumption-2$ . To find the width(W) of M2:

Take 
$$V_{DS} = 0.55 \text{V}$$
,  $V_{th} = 220 \text{mV} \longrightarrow V_{W} = 0.7 \text{V}$   
Take  $V_{S} = 0.55 \text{V}$ ,  $V_{th} = 220 \text{mV} \longrightarrow V_{W} = 0.7 \text{V}$   
Take  $V_{S} = 0 \text{V} \longrightarrow V_{D} = 0.55 \text{V}$  &  $V_{W} = 0.7 \text{V} \longrightarrow \text{For Simulation}$  purpose

On simulation; 
$$W_2 = 132 \, \mu m$$
 &  $L_2 = 90 \, nm \longrightarrow 0 \, uign - 0$ 

To find the width of (M3 & M4): Take V=0.550, Vth =340 mV -> Vp=1.1v & V6=1v On simulation;  $W_3 = W_4 = 7 \mu m$  &  $L_3 = L_4 = 290 nm$ -> Design-@ · From @ and Derign-O; W1 = 13.2 Hm & L1 = 90nm -- > Derign-(3) RI=R2=500KA & CI=(2 = 300fF ---- ) Connected to the gate terminal of M5 and M6 Take On simulation; W5=W6= 32 µm ( L6=L5=90nm---> Design 6 Effective (drain of M3,4, £3,4 = (0, +4(40+(08+(p+(var (min to max) -1) From simulation of M3 k M4; (as = 141 fF, (ab = 19.29 fF, (ab = 2.98 fF - -- > Derign-6) From the simulation of M5 and M6 (in drain-source-bady shorted configuration) X · (var = 115AF when  $V_{ctrl} = 0v$ ) ---- 9. · (var = 87AF when  $V_{ctrl} = 1v$ ) From 8, Deign-6 and 9; 4.66Hz ≤ fosc ≤ 5.26Hz -> 0.937pf ≤ C3 ≤ 1.199pF -- 10 \* From @ and @; (3)man - (3)min = (var)mon- (var)min  $(p = C_3 - [(GS + 4(GD + GD) + (Var)] = 649.79 \text{ fr} \approx 0.65 \text{ fr} ---> Design (C)$ Hence from Deign-DiD, B, O, O and O; · Lank = 1nH, Gank = 1.05 pF, Rtank = 1.5 , Cp = 0.65 pF · W1 = 13.2 µm, W2 = 132 µm, W3 = W4 = 7 µm, W5 = W6 = 32 µm

,  $L_1 = L_2 = L_6 = L_6 = 90$ nm ,  $L_3 = L_4 = 290$ nm

RI= R2=500KA, (1=(2=300F & Tbicn = 43.6 HA

X

Designed

Compount Value

# \* VCO Buffer Design:

Here 
$$M = \left(\frac{C_L}{C_{in}}\right)^{V_N} \longrightarrow N = \frac{20 \log(\frac{C_L}{C_{in}})}{20 \log(m)}$$

On Simulation; (in = 0.03AF,  $m \approx 2.616$ , then N = 7.85

Size of pmos in 1th inverter stage = 
$$\left(\frac{1.2 \mu m}{90 nm}\right) = \left(\frac{w_{li}}{L_{p_l}}\right)$$
  
Size of Nmos in 1th inverter stage =  $\left(\frac{0.6 \mu m}{90 nm}\right) = \left(\frac{w_{n_l}}{L_{n_l}}\right)$ 

Size of pmos in 7th inverter stage = 
$$\left(\frac{1.315\text{mm}}{90\text{nm}}\right)$$
  
Size of NMOS in 7th inverter stage =  $\left(\frac{65798\text{ µm}}{90\text{nm}}\right)$ 

\* Phone Noise Calculation:

Phone notice, 
$$S(\Delta w) = \frac{T\Gamma^2}{R_p} \cdot \frac{kT}{F_2^2} \cdot \left(\frac{3}{8}\gamma + 1\right) \cdot \frac{w^2}{4Q^2(\omega w)^2}$$

At  $\Delta f = 100 \text{kHz} \longrightarrow \Delta w = 200 \pi \text{ kradises}$ ;  $S(\Delta w) = -90.7 \text{dBelHz}$ 

At  $\Delta f = 20 \text{MHz} \longrightarrow \Delta w = 40 \pi \text{Mrad/rec} ; 8(\Delta w) = -136.7 dBc/Hz$ 

\* Digitally condrolled Capacitor Bank Delign:

$$C_{\text{var}} = C_{\text{varo}} + (C_1 + C_2 + C_3 + C_4 + C_5 + C_6)$$


$$Take \quad (varo = 80fF \longrightarrow 0 \le (E_1 C_K) \le 63fF$$

So "80FF ≤ (var ≤ 143FF" but we need only 8#FF to 115fFrange

#### 4) Results

#### a. Transient Response


i. At the drain Node of M3 & M4



Initial Condition: V(Drain of M4) = 1V & V(Drain of M3) = 0V

The initial transient response of LC VCO (taken at the input of coupling capacitor at the drain of M4) is given above. It shows that the initial trans-conductance and hence the gain provided by the LC VCO to the drain voltages of M3 and M4 is high and it settles to a steady state value as time goes up. The DC bias point of output nodes are near to 1V since the drop across series resistance in the tank inductor is negligibly small.

#### ii. At the output of Coupling Capacitor



Time Period of Oscillation = 206.1947ps Frequency of Oscillation = 4.85GH +ve Peak voltage of Signal = 724.773 mV -ve Peak voltage of Signal = -724.773 mV


The output of coupling capacitor at the drain side of M4 is shown above. The DC bias signal is filtered off.

#### b. Phase Noise Plot



Phase noise at (Offset Frequency = 100 kHz) = -91.0629 dBc/HzPhase noise at (Offset Frequency = 100 kHz) = -137.398 dBc/Hz


#### c. Fosc v/s Vctrl plot for Course tuning




Minimum value of  $C_{var} = 115fF$ Maximum value of  $C_{var} = 87fF$ 

The minimum value of Cvar gives the plot with highest frequency of oscillation and maximum value of Cvar gives the plot with least frequency of oscillation. The value of Cvar is varied using digitally controlled made of switched capacitors (C1 to C6 and Cvar) and 6-bit ADC (as shown in Circuit diagram given earlier in this document).


#### d. Fosc v/s Vctrl plot for Fine tuning



#### e. Kvco v/s Vctrl Plot



## f. VCO Buffer Output



#### 5) Comparison of Designed Parameters

Parameter	Designed Value	Final Value used
$L_{tank}$	1nH	1nH
$C_{tank}$	1.05pF	1.05pF
$R_{tank}$	$1.5\Omega$	$1.5\Omega$
(W1/L1)	(13.2µm/90nm)	(12µm/90nm)
(W2/L2)	(132µm/90nm)	(132µm/90nm)
(W3/L3) & (W4/L4)	(7µm/290nm)	$(7.2 \mu m/290 nm)$
(W5/L5) & (W6/L6)	(32µm/90nm)	(32µm/90nm)
R1 & R2	500kΩ	550kΩ
C1 & C2	300fF	300fF
$I_{ m bias}$	43.6μΑ	43.6μΑ

#### 6) Comparison of Hand calculated and Simulated Results

Result	Hand Designed Value	Simulated Final Value
Frequency of Oscillation	4.6 to 5.2 GHz	4.6 to 5.2 GHz
VCO Differential Amplitude	≥0.8V	1.454V
Phase Noise	-90.7dBc/Hz at F <sub>off</sub> =100kHz	-91.06dBc/Hz at F <sub>off</sub> =100kHz
	-136.7dBc/Hz at F <sub>off</sub> =20MHz	-137.4dBc/Hz at F <sub>off</sub> =20MHz
Kvco	50MHz/V	59MHz/V
Number of Inverters in Buffer	7	7
Power Dissipation	575.52μW	576.39μW

#### 7) References

- [1] RF Microelectronics, 2nd Edition by Behzad Razavi, Prentice Hall Publications
- [2] A 5 GHz LC-VCO with Active Common Mode Feedback Circuit in Sub-micrometer CMOS technology

https://www.google.com/url?sa=t&rct=j&q=&esrc=s&source=web&cd=1&cad=rja&uact=8&ved=0ahUKEwjBju7LncfaAhUBNY8KHaxOBtcQFggoMAA&url=http%3A%2F%2Fdigital.csic.es%2Fbitstream%2F10261%2F96022%2F1%2FA%25205%2520GHz%2520LC.pdf&usg=AOvVaw0W7ymEYAf-Tovkz0LAXm-a