
# Analog IC Design (EE5320): Project Report

Submitted by Avinash Sure (EE17M046) & Kasyap V Karun (EE17M038)

## 1) Design Approach

# Disign Procedure

The amplifier weed in the given circuit can be briefly represented as a transconductor. Refer the figure given below;



Here 
$$\frac{V_{\text{OUL}}(t)}{V_{\text{IN}}(t)} = \frac{-C_{\text{J}}}{C_{\text{F}}} \cdot \frac{\beta A_{\text{OL}}}{1+\beta A_{\text{OL}}} \cdot \frac{\left(1-\frac{5}{4}\omega_{\text{Z}}\right)}{\left(1+\frac{5}{4}\omega_{\text{F}}\right)}$$
 where  $\omega_{\text{Z}} = \frac{C_{\text{Im}}}{C_{\text{F}}} \cdot \Delta \omega_{\text{F}} = \frac{\beta C_{\text{m}}}{C_{\text{L}}+\left(1-\frac{5}{4}\right)C_{\text{F}}}$   $\beta = \frac{C_{\text{F}}}{C_{\text{F}}+C_{\text{J}}}$ 

The static error = 
$$\frac{1}{\beta A_{DC}}$$
 & Byramic error,  $G_{dlb}$  =  $\left(1 + \frac{W_{P}}{W_{Z}}\right) enp\left(-\frac{t_{I}}{t}\right)$ 

The given specification are on follows:

(losed loop gain = 4 ---> spec-0  
max. (Stadic + Dynamic error) = 
$$2 \times 10^{-4} \text{v} = 0.2 \text{mV} ---> \text{spec-0}$$
  
(Settling time) max =  $5 \text{ns} ---> \text{spec-0}$ 

|Closed loop gain| = 
$$\frac{C_s}{C_r}$$
 = 4  $\longrightarrow$   $C_s$  = 4  $C_r$   $\longrightarrow$  Duign  $\longrightarrow$ 

Day to high gown requirement, we are using two stage amplifier with sufficient emperiation techniques.

Here 
$$\frac{\text{Vout(1)}}{\text{Vin(1)}} = \frac{9m_1R_{01}\cdot 9m_2R_{02}}{(1+\frac{1}{2}W\rho_1)}$$
where  $W\rho_1 = \frac{1}{R_{01}R_{02}\cdot 9m_2C_F}$ 

Comparing this model with model-1 (earlier discussed model); then

$$\frac{V_{\text{out}(l)}}{V_{\text{in}(l)}} = \frac{g_{m_1}R_{01}\cdot g_{m_2}R_{02}}{(1+|W_{\text{Pl}}|)}$$
where  $W_{\text{Pl}} = \frac{g_{m_1}R_{01}\cdot g_{m_2}R_{02}}{R_{01}R_{02}\cdot g_{m_2}C_{\text{f}}}$ 
: Two stage amplifier Madel

So Dynamic error, 
$$\{d(t_1) = (1 + \frac{wp}{w_2})\}^{-\frac{1}{2}}$$

$$\frac{wp}{w_2} = \frac{\beta}{\frac{C_L}{c_F} + (1-\beta)} = \frac{1}{4 + \frac{59m_2R_{02}C_F}{c_F}}$$

$$\approx \frac{1}{59m_2R_{02} \cdot \frac{C_L}{c_F}} << 1 --> Design-20$$

Take 
$$\frac{C_{f}}{C_{f}} >> 1$$
  $\longrightarrow \frac{\mathcal{E}_{J}(t_{1}) = L^{-t_{1}LT}}{Dynamic settling}} \rightarrow T = \frac{t_{1}}{W_{f}} = \frac{t_{3}}{Jn(V_{6}t_{1})}$ 

We know that;  $\omega_{f} = \frac{\beta lnm}{(L_{1}L_{1}\beta)C_{f}} = \frac{\beta 3m_{3}m_{3}R_{02}}{3m_{3}R_{02}C_{4}} + \frac{\beta 3m_{3}}{C_{5}}$ 

Take  $\frac{C_{f}}{C_{f}} >> 1$   $\longrightarrow \omega_{f} \approx \frac{\beta 3m_{3}n_{3}R_{02}}{3m_{3}R_{02}C_{4}} \times \frac{\beta 3m_{3}}{C_{5}}$ 

So  $\frac{\beta 3m_{3}}{C_{f}} = \frac{Jn(\frac{N_{6}(t_{3})}{t_{3}})}{t_{3}} = \frac{Jn\frac{\delta_{1}(t_{3})}{2.25}}{3m_{3}R_{02}C_{4}} \times \frac{\beta 3m_{3}}{C_{5}}$ 

Take  $\frac{\delta}{C_{f}} >> 1$   $\frac{\delta}{C_{f}} = \frac{Jn(\frac{N_{6}(t_{3})}{t_{3}})}{t_{3}} = \frac{Jn\frac{\delta_{1}(t_{3})}{2.25}}{3m_{3}R_{02}C_{4}} \times \frac{\beta 3m_{3}}{C_{5}}$ 

Take  $\frac{\delta}{C_{f}} >> 1$   $\frac{\delta}{C_{f}} = \frac{Jn\frac{\delta_{1}(t_{3})}{2m_{3}} \times \frac{\delta}{C_{5}} = \frac{27.5}{m_{3}} \times \frac{3m_{3}}{2m_{3}} = \frac{27.5}{m_{3}} \times \frac{3m_{3}}{2m_{3}} = \frac{1}{27.5} \times \frac{3m_{3}}{2m_{3}} = \frac{1}{3}$ 


Phase margin  $\frac{\delta}{C_{f}} >> 0$   $\frac{\delta}{C_{f}} = \frac{Jn^{2}}{C_{f}} = \frac{Jn^{2}}{Jm_{3}} + Jnn^{2}$ 

When  $\frac{Jn^{2}}{Jm_{3}} = \frac{Jn^{2}}{Ln^{2}} = \frac{Jn^{2}}{Ln^{2}} \times \frac{Jn^$ 

When 
$$(V_{ov})_1 = 0.24v$$
 for  $g_{m_1} = 27.5 \, \text{m}$   $\longrightarrow \underline{T}_{D_1} = 0.276 \, \text{mA}$   $V_{ov} = 0.21 \, \text{v}$  for  $V_{ov} = 0.21 \, \text{v}$  for  $V_{ov} = 0.21 \, \text{m}$   $\longrightarrow \underline{T}_{D_2} = 0.21 \, \text{mA}$  but operation  $V_{ov} = 0.21 \, \text{mA}$  but operation  $V_{ov} = 0.21 \, \text{mA}$ 

# 2) Amplifier Schematic

NB: The bulk terminal connection of transistors over avoided to reduce complexity in the circuit obegram while drawing



# 3) <u>Transistor Parameters</u>

Device	Width (µm)	Length (µm)	Bias Current (mA)	Gm (in mS)	Δ
M1	0.27	158.7	2.82	27.7	0.204
M2	0.27	158.7	2.82	27.7	0.204
M3	0.27	158.7	2.82	28.4	0.198
M4	0.27	158.7	2.82	28.4	0.198
M5	0.36	816.5	2.82	28.4	0.198
M6	0.36	816.5	2.82	26.1	0.216
M7	0.36	816.5	2.82	26.1	0.216
M8	0.36	816.5	2.82	26.1	0.216
M9	0.27	310.6	5.64	42.2	0.267
M10	0.27	20.13	.495	4.19	0.236
M11	0.36	3056.9	35.6	182	0.391
M12	0.36	3056.9	35.6	182	0.391
M13	0.27	595.9	35.6	168	0.423
M14	0.27	595.9	35.6	168	0.423
M15	0.27	589.8	12.5	104	0.240
M16	0.27	296.5	6.13	57.7	0.212
M17	0.27	296.5	6.34	57.9	0.219
M18	0.36	1545	6.13	57.8	0.212
M19	0.36	1545	6.34	59.4	0.213
M20	0.27	163.3	3.58	30.3	0.236
M21	0.27	39	1.26	9.03	0.279
M22	0.27	79.2	1.06	12.5	0.170
M23	0.27	39	2.51	14.8	0.339
M24	0.36	275	1.06	10.2	0.207
M25	0.36	275	1.26	9.03	0.279

# 4) <u>Performance Summary</u>

Design parameter / variable	Simulated Performance	Specification	
Supply Voltage	1.8	≤1.8	
Closed Loop Gain	4	4	
Settling Error	$1.87 \times 10^{-4}$	$\leq 2 \times 10^{-4}$	
Load Capacitance	2pF	2pF	
Settling Time	4.96ns	≤ 5ns	
Peak SNR	115dB	≥ 62dB	
Differential rms noise voltage [µV]	$1.286 \times 10^{-6}$		
THD $(F_{in} = 1MHz)$	-71.47dB	≤-70dB	
THD $(F_{in} = 49MHz)$	-37.7dB	≤ -70dB	
Amplifier Core Power Consumption [mW]	164.36mW	Minimum	
Bias Power Consumption [mW]	0.89mW	Minimum	
Total Power Consumption [mW]	165.25mW	Minimum	
Differential DC Loop Gain (v <sub>od</sub> = 0) [dB]	81.95dB		
Differential DC Loop Gain $(v_{od} = v_{od,max})$ [dB]	79.355dB		
Differential Loop Gain Unity Gain Bandwidth [MHz]	151.59MHz		
Differential loop-gain phase margin [deg]	75.79°		
Differential loop-gain gain margin [dB]	27.166dB		
Common-Mode loop-gain unity gain bandwidth [MHz]	1931.7MHz		
Common-mode loop-gain phase margin [deg]	103.87°		

## 5) Relevant Calculations

Relevant Calculations:

We have maken L= 0.27 mm for all NMOs and L=0.36 mm for all moss. (As already provided in the previous sections).

Amplifier's DC gain,  $\Lambda_{DC} = 824d\theta = 25589.254 \text{ v/v}$  -> Simulated Amplifier feedback factor,  $\theta = \frac{1}{5}$  Static settling error calculated,  $E_{dS} = \frac{1}{\beta\Lambda_{DC}} = 1.95\times10^{-4}\text{ v}$  -> Notition the specification

Transconductance of First stage, Gm, = 9m = 9m = 27.7ms So  $\omega_p = (2.915 \text{ (fract)} \times 2\pi \implies \omega_p = 2.915 \times 10^9 \text{ rad (fet --- 0)}$ Settling time,  $(t_1) = \frac{\ln(\frac{1}{2}d(t_1))}{\omega_p} = 2.931 \text{ ns}$ Calculated (at  $\omega_p$ )
Simulated (ettling time,  $(t_1)_{im} = 4.96 \text{ ns}$ ) X

Power conjumption:

Blan power consumption, Poin = Ibian x Yop = 0.8901 mw Total power consumption, Italia = Italia x Vop = 165.25 mw [ IDian = 0.4945 mA & Itotal = 91.806 mA -> Both from final)

Vnity gain bandwidth,  $(\omega_u)_{calc} = A_{DC} \times \omega_{P_1} = 25589.254 \times 157 \times 10^5$  radial calculated,  $(\omega_u)_{calc} = 4.019 \times 10^9$  radial = 639.69 MHz Vnity gain bandwidth (Wu) sim = 639.0 MHz


NB: The calculated ralus of the specifications are baned on the reiterated-simulated values of the other parameters emd parameter value (simulated) is the exact value of the obtained after simulation.

The transistor sizes one designed based on the individual simulation of MMOS in which the approximated size is cert found out using required go and Vov of the transistors. The accurate size of the transistor are found out using ite tastive simulation of the transistor with fixed terminal voltages (Varys, Vp one freed board on circuit requirement) fixed terminal voltages (Varys, Vp one freed board on this case).


and fixed drain current (Sweep of mos width is used in this case). in put differential-activat complifier start of the differential-in the Hack of four transitors (2 pmos + 2 nmos) and battom current shork would ove taken in such a way that our Vos) no = (vos) ma= (vos) mass but (Vo1)mg = 0.13v

#### 6) **Simulation Results**

#### a. Differential Mode Loop Gain AC Response




: DC Gain & Loop Bandwidth




: Phase Margin & Gain Margin


# b. Differential Mode DC Loop Gain v/s Differential O/P Swing



#### c. Common Mode Loop Gain AC Response




#### : DC Gain & Loop BW




: Phase Margin & Gain Margin

#### d. Positive Step Response




: Settling Time Plot




: Settling Error Plot

#### e. Negative Step Response




#### : Settling Time Plot



: Settling Error Plot

# f. Differential Output Noise v/s Frequency



: Output Noise PSD


Gmin stepping succeeded in finding the operating point.

integrated differential noise: INTEG(v(onoise) \*\*2)=1.65505e-012 FROM 100000 TO 9.9999e+009


: <u>Total Integrated Noise Power</u>

# g. Output FFT when Input sinusoid is applied

## i. Sinusoidal Frequency = 1MHz




# ii. Sinusoidal Frequency = 49MHz




#### 7) Subsidiary Results


## a. Open Loop Amplifier Response




# b. Closed Loop Amplifier Response



#### c. Differential Output v/s Differential Output Plot



#### d. Power Consumption



#### 8) References

- [1] Behzad Razavi, *Design of Analog CMOS Integrated Circuits*, McGraw-Hill, August 2000.
- [2] *Analysis and design of Analog Integrated Circuits*, Gray, Hurst, Lewis, and Meyer, 4<sup>th</sup> Edition, John Wiley and Sons.