

LC VCO Design Project

Submitted by KASYAP V KARUN (EE17M038)

LC VCO Design

1) Introduction


This project consists of design and simulation (in Eldo circuit simulator) of LC Voltage Controlled Oscillator (LC VCO) that generates for frequencies from 4.6GHz to 5.2GHz, realized by fine and course tuning in IBM 90nm technology. Design a VCO buffer also in order to produce 0 to V_{DD} swing across two single ended load capacitors of 100fF each. The other specifications of the VCO are given below;

Specifications:



- i) $V_{DD} = 1.2V$
- ii) Frequency of Oscillation(f_{osc}) ranges from 4.6GHz to 5.2GHz
- iii) Phase noise specification:
 - a. -90dBc/Hz at $f_{off} = 100kHz$
 - b. -135dBc/Hz at $f_{off} = 20MHz$
- iv) Minimum VCO differential output amplitude = 0.8V
- v) $K_{VCO} = 50MHz/V$ for fine tuning
- vi) Minimize Power dissipation

The LC VCO is expected to have a cross coupled pair of transistors and a resonance tank. There should be a current source either at the top or bottom of the LC VCO to provide enough drain current through the transistor. An NMOS in diode connected format (i.e. drain, source and bulk are tied together and gate acts as another terminal) is used for fine tuning of the capacitor value in the tank circuit at the drain of the cross coupled transistor pair. The course tuning of the oscillator is realized using a digitally controlled capacitor bank (refer the 2nd section of this document) and an ADC.

2) Circuit Diagram



- M1 → Current mirror transistor
- M2 → Bias bottom transistor
- M3, M4 → Cross coupled transistors
- M5, M6 → Acts as varactors for fine tuning



3) Hand Design

* Take $L_{\text{tank}} = 1 \text{ nH}$ ----- Assumption - (1)

We know that $\omega = 2\pi f = \frac{1}{\sqrt{LC}} \rightarrow LC = L_{\text{tank}} \cdot C_{\text{tank}} = \frac{1}{4\pi^2 f^2}$ ----- (2)

From assumption - (1) and (2);

$$C_{\text{tank}} = 1.05 \text{ pF} \text{ ----- (3)}$$

Let R_{tank} be the equivalent series resistance of the inductor model given earlier; then $R_{\text{tank}} = 1.5 \Omega$ (nearly) ----- (4)

* Now apply KVL through one side of the LC VCO (ie through $V_{DD} \rightarrow L_{\text{tank}} \rightarrow R_{\text{tank}} \rightarrow M3 \rightarrow M2$), then

$$V_{DD} - I_{D3} R_{\text{tank}} - \{V_{DS}\}_3 + \{V_{DS}\}_2 = 0$$

$$\Rightarrow V_{DD} - 1.5 I_{D3} - 2V_{OV} = 0 \text{ ----- (5)}$$

Since $V_{DD} = 1.2 \text{ V}$ & I_D is in mA range, $V_{OV} \approx \frac{V_{DD}}{2} = 0.6 \text{ V}$ ----- (6)

* Output voltage swing, $V_{out} = \frac{4}{\pi} I_{D_{3,4}} R_{eq} \approx \frac{4}{\pi} \cdot I_{D_{3,4}} \cdot R_{\text{tank}}$
where R_{eq} is the equivalent resistance seen across the output terminals.

Since $V_{out} = 0.8 \text{ V} \rightarrow I_{D_{3,4}} = 0.218 \text{ mA} = I_{D3} = I_{D4}$

Bias current through M2, $I_{D2} = I_{D3} + I_{D4} = 0.436 \text{ mA}$

Take $(W/L)_2 = 10 (W/L)_1 \rightarrow I_{D1} = I_{\text{bias}} = \frac{I_{D2}}{10} = 43.6 \mu\text{A}$ ----- (7)

* From (6); take $V_{OV} = 0.55 \text{ V} = V_{DS2} = V_{DS3,4}$ -----> Assumption - (2)

• To find the width (W) of M2:

Take $V_{DS} = 0.55 \text{ V}$, $V_{th} = 220 \text{ mV} \rightarrow V_{W} = 0.7 \text{ V}$

Take $V_S = 0 \text{ V} \rightarrow V_D = 0.55 \text{ V}$ & $V_G = 0.7 \text{ V}$ -----> For simulation purpose

On simulation; $W_2 = 132 \mu\text{m}$ & $L_2 = 90 \text{ nm}$ -----> Design - (1)

- To find the width of (M3 & M4):

Take $V_S = 0.55V$, $V_{th} = 340mV \rightarrow V_D = 1.1V$ & $V_G = 1V$

On simulation; $W_3 = W_4 = 7\mu m$ & $L_3 = L_4 = 290nm$

-----> Design-②

- From ⑦ and Design-①; $W_1 = 13.2\mu m$ & $L_1 = 90nm$ ---> Design-③

- * Take $R_1 = R_2 = 500k\Omega$ & $C_1 = C_2 = 300fF$ -----> Connected to the gate terminal of M5 and M6
Design-④

On simulation; $W_5 = W_6 = 32\mu m$ & $L_6 = L_5 = 90nm$ ---> Design-⑤

- * Effective C_{drain} of M3,4, $C_{3,4} = C_{gs} + 4C_{gd} + C_{DB} + C_p + C_{var}(\text{min to max})$ ---⑧

From simulation of M3 & M4;

$C_{gs} = 141fF$, $C_{DB} = 19.29fF$, $C_{gd} = 2.98fF$ ---> Design-⑥

- * From the simulation of M5 and M6 (in drain-source-body shorted configuration)

$\left. \begin{aligned} &C_{var} = 115fF \text{ when } V_{ctrl} = 0V \\ &C_{var} = 87fF \text{ when } V_{ctrl} = 1V \end{aligned} \right\}$ ---⑨

From ⑧, Design-⑥ and ⑨;

Since $4.6GHz \leq f_{osc} \leq 5.2GHz \rightarrow 0.937pF \leq C_3 \leq 1.199pF$ ---⑩

- * From ⑨ and ⑩; $(C_3)_{max} - (C_3)_{min} = (C_{var})_{max} - (C_{var})_{min}$


So take $C_p = C_3 - [C_{gs} + 4C_{gd} + C_{DB} + C_{var}] = 649.79pF \approx 0.65pF$ ---> Design-⑦

- * Hence from Design-①, ②, ③, ④, ⑤, ⑥ and ⑦;

Hand
Designed
Component
Values

$\left\{ \begin{aligned} &L_{tank} = 1nH, C_{tank} = 1.05pF, R_{tank} = 1.5\Omega, C_p = 0.65pF \\ &W_1 = 13.2\mu m, W_2 = 132\mu m, W_3 = W_4 = 7\mu m, W_5 = W_6 = 32\mu m \\ &L_1 = L_2 = L_5 = L_6 = 90nm, L_3 = L_4 = 290nm \\ &R_1 = R_2 = 500k\Omega, C_1 = C_2 = 300fF \text{ & } I_{bias} = 43.6\mu A \end{aligned} \right.$

* VCO Buffer Design:



$$\text{Here } m = \left(\frac{C_L}{C_{in}}\right)^{\frac{1}{N}} \longrightarrow N = \frac{20 \log\left(\frac{C_L}{C_{in}}\right)}{20 \log(m)}$$

On simulation; $C_{in} = 0.034 \text{ fF}$, $m \approx 2.616$, then $N = 7.85$

Take $N = 7$

$$\begin{aligned} \text{Size of PMOS in 1st inverter stage} &= \left(\frac{1.2 \mu\text{m}}{90 \text{ nm}}\right) = \left(\frac{W_{P1}}{L_{P1}}\right) \\ \text{Size of NMOS in 1st inverter stage} &= \left(\frac{0.6 \mu\text{m}}{90 \text{ nm}}\right) = \left(\frac{W_{N1}}{L_{N1}}\right) \end{aligned}$$

Similarly ;

$$\begin{aligned} \text{Size of PMOS in 7th inverter stage} &= \left(\frac{1.315 \text{ mm}}{90 \text{ nm}}\right) \\ \text{Size of NMOS in 7th inverter stage} &= \left(\frac{657.98 \mu\text{m}}{90 \text{ nm}}\right) \end{aligned}$$

* Phase Noise Calculation:

$$\text{Phase noise, } S(\Delta\omega) = \frac{\pi^2}{R_p} \cdot \frac{kT}{F_2^2} \cdot \left(\frac{3}{8}\gamma + 1\right) \cdot \frac{\omega_0^2}{4Q^2(\Delta\omega)^2}$$

$$\text{At } \Delta f = 100 \text{ kHz} \longrightarrow \Delta\omega = 200\pi \text{ krad/sec} ; S(\Delta\omega) = -90.7 \text{ dBc/Hz}$$

$$\text{At } \Delta f = 20 \text{ MHz} \longrightarrow \Delta\omega = 40\pi \text{ Mrad/sec} ; S(\Delta\omega) = -136.7 \text{ dBc/Hz}$$

* Digitally controlled Capacitor Bank Design:

$$C_{var} = C_{var0} + (C_1 + C_2 + C_3 + C_4 + C_5 + C_6)$$


$$\text{Take } C_{var0} = 80 \text{ fF} \longrightarrow 0 \leq \left(\sum_{k=1}^6 C_k\right) \leq 63 \text{ fF}$$

So " $80 \text{ fF} \leq C_{var} \leq 143 \text{ fF}$ " but we need only 87 fF to 115 fF range

4) Results

a. Transient Response


i. At the drain Node of M3 & M4



Initial Condition: $V(\text{Drain of M4}) = 1\text{V}$ & $V(\text{Drain of M3}) = 0\text{V}$

The initial transient response of LC VCO (taken at the input of coupling capacitor at the drain of M4) is given above. It shows that the initial trans-conductance and hence the gain provided by the LC VCO to the drain voltages of M3 and M4 is high and it settles to a steady state value as time goes up. The DC bias point of output nodes are near to 1V since the drop across series resistance in the tank inductor is negligibly small.

ii. At the output of Coupling Capacitor



Time Period of Oscillation = 206.1947ps


Frequency of Oscillation = 4.85GH

+ve Peak voltage of Signal = 724.773 mV

-ve Peak voltage of Signal = -724.773 mV


The output of coupling capacitor at the drain side of M4 is shown above. The DC bias signal is filtered off.

b. Phase Noise Plot



Phase noise at (Offset Frequency = 100 kHz) = -91.0629 dBc/Hz
Phase noise at (Offset Frequency = 100 kHz) = -137.398 dBc/Hz

c. Fosc v/s Vctrl plot for Course tuning




Minimum value of $C_{var} = 115\text{fF}$


Maximum value of $C_{var} = 87\text{fF}$

The minimum value of Cvar gives the plot with highest frequency of oscillation and maximum value of Cvar gives the plot with least frequency of oscillation. The value of Cvar is varied using digitally controlled made of switched capacitors (C1 to C6 and Cvar) and 6-bit ADC (as shown in Circuit diagram given earlier in this document).

d. Fosc v/s Vctrl plot for Fine tuning




e. Kvco v/s Vctrl Plot



Maximum Value of $K_{vco} = 61.09 \text{ MHz/V}$ & Minimum Value of $K_{vco} = 0.63 \text{ MHz/V}$

f. VCO Buffer Output



5) Comparison of Designed Parameters

Parameter	Designed Value	Final Value used
L_{tank}	1nH	1nH
C_{tank}	1.05pF	1.05pF
R_{tank}	1.5 Ω	1.5 Ω
(W1/L1)	(13.2 $\mu\text{m}/90\text{nm}$)	(12 $\mu\text{m}/90\text{nm}$)
(W2/L2)	(132 $\mu\text{m}/90\text{nm}$)	(132 $\mu\text{m}/90\text{nm}$)
(W3/L3) & (W4/L4)	(7 $\mu\text{m}/290\text{nm}$)	(7.2 $\mu\text{m}/290\text{nm}$)
(W5/L5) & (W6/L6)	(32 $\mu\text{m}/90\text{nm}$)	(32 $\mu\text{m}/90\text{nm}$)
R1 & R2	500k Ω	550k Ω
C1 & C2	300fF	300fF
I_{bias}	43.6 μA	43.6 μA

6) Comparison of Hand calculated and Simulated Results

Result	Hand Designed Value	Simulated Final Value
Frequency of Oscillation	4.6 to 5.2 GHz	4.6 to 5.2 GHz
VCO Differential Amplitude	$\geq 0.8\text{V}$	1.454V
Phase Noise	-90.7dBc/Hz at $F_{\text{off}}=100\text{kHz}$	-91.06dBc/Hz at $F_{\text{off}}=100\text{kHz}$
	-136.7dBc/Hz at $F_{\text{off}}=20\text{MHz}$	-137.4dBc/Hz at $F_{\text{off}}=20\text{MHz}$
K _{vco}	50MHz/V	59MHz/V
Number of Inverters in Buffer	7	7
Power Dissipation	575.52 μW	576.39 μW

7) References

- [1] RF Microelectronics, 2nd Edition by Behzad Razavi, Prentice Hall Publications
- [2] A 5 GHz LC-VCO with Active Common Mode Feedback Circuit in Sub-micrometer CMOS technology
<https://www.google.com/url?sa=t&rct=j&q=&esrc=s&source=web&cd=1&cad=rja&uact=8&ved=0ahUKEwjBju7LncfaAhUBNY8KHaxOBtcQFggoMAA&url=http%3A%2F%2Fdigital.csic.es%2Fbitstream%2F10261%2F96022%2F1%2FA%25205%2520GHz%2520LC.pdf&usg=AOvVaw0W7ymEYAf-Tovkz0LAXm-a>