Differential LNA Design

Under the Guidance of Dr. Aniruddhan.S Submitted by KASYAP V KARUN (EE17M038)

LNA Design Project Report


Introduction

This project consists of design and simulation (in cadence spectre) of a Pseudo Differential Amplifier which works in the frequency range of 2.3GHz to 2.6GHz. The other specifications desired for the LNA is given below;

Specifications

- \triangleright Differential $R_{in} = 100\Omega$
- \gt S11 < -10 dB for the frequency of operation
- ➤ Voltage Gain > 20dB for Differential load of 100fF
- ➤ Noise Figure ≤ 2dB
- \triangleright IIP3 ≥ -10dBm for two tones separated by 1MHz
- \triangleright Supply Voltage, VDD = 1.2V

The inductors used for design is the Pi model of the inductor given below;



$$R_s = 1.5e9 \cdot L_s$$

$$C_{ox} = -0.0005e6 \cdot L_s^2 + 0.0312e - 3 \cdot L_s + 0.0543e - 12$$

$$R_{sub} = 0.0789e18 \cdot L_s^2 + 31.7071 + 3.4892e - 9/L_s$$

Circuit Diagram Voutn Voutn Voutn Voutn M3 M3 M5 M5

M0 and M3 are input transistors M1 and M4 are cascade transistors M2 and M5 are Bias transistors

Design

* Single sided input impedance, $Z_{in} = \frac{g_{m}L_{s}}{(g_{s}} + j(\omega(s+k_{g})^{2} - \frac{1}{\omega(g_{s})})$ At renonant-frequency ($f_{0} = 2.45 \text{ GHz}$); $Z_{in} = Z_{0} = 50 \text{ N}$ So $\frac{g_{m}L_{s}}{(g_{s})} = 50 \text{ N}$ & $(g_{g}+L_{s}) \cdot (g_{s}) = \frac{1}{\omega_{0}^{2}} - \cdots - 0$

Take Ls = 4-4 pH (This value is taken after two-three iterative comparison between hand designed and simulated component value which gives required Zin and Sin)

Angular transit frequency, $\omega_7 = \frac{9m}{G_S} = \frac{50}{L_S} = 1.13636 \times 10^{12} \text{ makec}$

* Let Pilp be the Quality factor of the series resonant circuit in the

Take Clip = 3.5 (This value is taken boned on the observation of peak (Vgs./Vin) ratio during the simulations which gives required Zin and Sis).

Input Quality Factor, Qip =
$$\frac{\omega_o(L_{S+L_g})}{R_S}$$
 = $\frac{|Qip\cdot R|}{\omega_o} - L_S$

* We have to connect a parallel capacitor actors the Gate to source terminals of transistors (input transistors) MO and M3, so that the resonant frequency can be set around 2.45 GHz even without taking very high W and L values for input transistors (it mo and m3).

Let
$$(gs = (gs)_{para} + (gs)_{ext}$$

Parcopitic Externally
capacitomle connected
of MOSFET parallel capacitor

$$(gs = \frac{1}{Wo^{2}(Lg+Ls)}) = 378.94fF$$

* (alculation of width of Bion transittors:

Take
$$\underline{T}_{RH} = \underline{\underline{T}_{0}}_{10} \longrightarrow W_{Biss} = \frac{W_0}{10} = 3.186 \,\mu\text{m}$$

(alculation of width) of Caxada Transistors:

The width of cascode transistors doesn't make much difference in Zin and Sn but affects noise figure for lower value of concode transistor widths (it in 10-7m range). The noise figure is not affected much if the width is in 10-5m range.

* (alculation of Q-factor of Inductor

Let Ze be the impedance across the terminals of the inductor, then availty factor (a) is given by;

$$Q = \left| \frac{\text{Im}(z_{\star})}{\text{Re}(z_{\star})} \right| = \frac{1}{\omega_{\text{log}}(R + Rub)} \longrightarrow \begin{array}{l} \text{After neglecting some terms} \\ \text{assuming inductions will} \\ \text{by at the most of the} \\ \text{order of 10}^{-8} \text{ H}. \end{array}$$

Substituding the expressions of Cox, R and Rub in terms of L in the quality factor equation, we get;


Quality
$$q = \frac{1}{4.8\pi \times 10^9 \times \left(46800 \text{L}_3^2 + 1.07071 \times 10^3 \text{L}_3 + 1.7217 \times 10^{12}\right)}$$

· For the inductance values;


$$L_d = 2.8 \text{ OH} \longrightarrow Q = 13.037$$

Main Results


1) <u>Differential Output Voltage v/s Frequency Plot</u> (For a differential input signal of 1mV)




2) Differential Rin v/s Frequency Plot




3) S11 v/s Frequency Plot



4) Noise Figure v/s Frequency Plot




5) IIP3 Curve




Subsidiary Results

1) (Vgs/Vin) of Input loop of one side v/s Frequency Plot



2) Output Impedance v/s Frequency Plot



Hand Designed v/s Simulated Values

Component Values				
Component Name	Hand Designed Value	Simulated Value for Optimum result		
$(Cgs)_{ext}$	363fF	363fF		
$I_{ m bias}$	1.867mA	2mA		
L_{drain}	2.8nH	2.8nH		
C_{drain}	2.1pF	1.374pF		
Lg	11.561nH	11.11nH		
Ls	44pH	44.3pH		
W ₀ (i/p Transistor)	31.86µm	29.5µm		
W ₁ (Cascoded)	100µm	40μm		

Specifications			
Specification	Hand Designed Value	Simulated Value	
Frequency of Operation	2.3 to 2.6 GHz	2.3 to 2.6 GHz	
Resonant Frequency	2.45GHz	2.43GHz	
Voltage Gain	20 V/V	34.49 V/V	
Differential R _{in} (at Resonance)	100Ω	92.4Ω	
S11 (at Resonance)	≤-10dB	-32.56dB	
Noise Figure (at Resonance)	0.00313dB	1.306dB	

Circuit Parameters			
Parameter	Hand Designed Value	Simulated Value	
${ m g}_{ m m}$	17.405 mA/V	34.146 mA/V	
C_{gs}	15.94 fF	30.91fF	
V_{ov}	0.219 V	0.361 V	
R _{out}	335.238 Ω	395.832 Ω	
$Q_{i/p}$	3.5	4.4187	

References

- [1] RF Microelectronics, 2nd Edition by Behzad Razavi, Prentice Hall Publications
- [2] http://www.odyseus.nildram.co.uk/RFIC_Circuits_Files/MOS_Diff_LNA.pdf

MOS Differential LNA Design Tutorial by J P Silvester

 $\hbox{[3]$ \underline{https://pdfs.semanticscholar.org/3ed5/1a3d53e798d618b5792dbdd00aa976fd34c2.pdf} \\$

Design of A Low Power CMOS Differen tial Low Noise Amplifier by Using Die-Level EM analysis: Huseyin S. Savci, Numan S. Dogan, Zhijan Xie and Ercument Arvas