

Differential LNA Design

Under the Guidance of Dr. Aniruddhan.S

Submitted by KASYAP V KARUN (EE17M038)

LNA Design Project Report


Introduction

This project consists of design and simulation (in cadence spectre) of a Pseudo Differential Amplifier which works in the frequency range of 2.3GHz to 2.6GHz. The other specifications desired for the LNA is given below;

Specifications

- Differential $R_{in} = 100\Omega$
- $S_{11} < -10$ dB for the frequency of operation
- Voltage Gain > 20 dB for Differential load of 100fF
- Noise Figure ≤ 2 dB
- $IIP3 \geq -10$ dBm for two tones separated by 1MHz
- Supply Voltage, $VDD = 1.2$ V

The inductors used for design is the Pi model of the inductor given below;




$$R_s = 1.5e9 \cdot L_s$$

$$C_{ox} = -0.0005e6 \cdot L_s^2 + 0.0312e-3 \cdot L_s + 0.0543e-12$$

$$R_{sub} = 0.0789e18 \cdot L_s^2 + 31.7071 + 3.4892e-9/L_s$$

Circuit Diagram



M0 and M3 are input transistors
M1 and M4 are cascode transistors
M2 and M5 are Bias transistors

Design

* Single sided input impedance, $Z_{in} = \frac{g_m L_s}{C_{gs}} + j(\omega(L_s + L_g) - \frac{1}{\omega C_{gs}})$

At resonant frequency ($f_0 = 2.45 \text{ GHz}$); $Z_{in} = Z_0 = 50 \Omega$

So $\frac{g_m L_s}{C_{gs}} = 50 \Omega$ & $(L_g + L_s) \cdot C_{gs} = \frac{1}{\omega_0^2}$ ----- ①

Take $L_s = 4.4 \text{ pH}$ (This value is taken after two-three iterative comparison between hand designed and simulated component values which gives required Z_{in} and S_{11})

Angular transit frequency, $\omega_T = \frac{g_m}{C_{gs}} = \frac{50}{L_s} = 1.13636 \times 10^{12} \text{ rad/sec}$ ----- ②

* Let Q_{ilp} be the quality factor of the series resonant circuit in the input loop.

Take $Q_{ilp} = 3.5$ (This value is taken based on the observation of peak (V_{gs0}/V_{in}) ratio during the simulations which gives required Z_{in} and S_{11}).

Input Quality Factor, $Q_{ilp} = \frac{\omega_0(L_s + L_g)}{R_s} \rightarrow L_g = \left\{ \frac{Q_{ilp} \cdot R_s}{\omega_0} - L_s \right\}$
 $= \underline{11.561 \text{ nH}}$


* We have to connect a parallel capacitor across the Gate to source terminals of transistors (input transistors) $M0$ and $M3$, so that the resonant frequency can be set around 2.45 GHz even without taking very high W and L values for input transistors (ie $M0$ and $M3$).

Let $C_{gs} = \underbrace{(C_{gs})_{\text{para}}}_{\text{Parasitic capacitance of MOSFET}} + \underbrace{(C_{gs})_{\text{ext}}}_{\text{Externally connected parallel capacitor}}$


$$C_{gs} = \frac{1}{\omega_0^2(L_g + L_s)} = 378.94 \text{ fF}$$

Main Results


1) Differential Output Voltage v/s Frequency Plot (For a differential input signal of 1mV)




2) Differential Rin v/s Frequency Plot




3) S11 v/s Frequency Plot



4) Noise Figure v/s Frequency Plot




5) IIP3 Curve




Subsidiary Results

1) (Vgs/Vin) of Input loop of one side v/s Frequency Plot



2) Output Impedance v/s Frequency Plot



Hand Designed v/s Simulated Values

Component Values		
Component Name	Hand Designed Value	Simulated Value for Optimum result
$(C_{gs})_{ext}$	363fF	363fF
I_{bias}	1.867mA	2mA
L_{drain}	2.8nH	2.8nH
C_{drain}	2.1pF	1.374pF
L_g	11.561nH	11.11nH
L_s	44pH	44.3pH
W_0 (i/p Transistor)	31.86 μ m	29.5 μ m
W_1 (Cascode)	100 μ m	40 μ m

Specifications		
<i>Specification</i>	<i>Hand Designed Value</i>	<i>Simulated Value</i>
Frequency of Operation	2.3 to 2.6 GHz	2.3 to 2.6 GHz
Resonant Frequency	2.45GHz	2.43GHz
Voltage Gain	20 V/V	34.49 V/V
Differential R_{in} (at Resonance)	100 Ω	92.4 Ω
S11 (at Resonance)	≤ -10 dB	-32.56dB
Noise Figure (at Resonance)	0.00313dB	1.306dB

Circuit Parameters		
<i>Parameter</i>	<i>Hand Designed Value</i>	<i>Simulated Value</i>
g_m	17.405 mA/V	34.146 mA/V
C_{gs}	15.94 fF	30.91fF
V_{ov}	0.219 V	0.361 V
R_{out}	335.238 Ω	395.832 Ω
$Q_{i/p}$	3.5	4.4187

References

- [1] RF Microelectronics, 2nd Edition by Behzad Razavi, Prentice Hall Publications
- [2] http://www.odysseus.nildram.co.uk/RFIC_Circuits_Files/MOS_Diff_LNA.pdf
MOS Differential LNA Design Tutorial by J P Silvester
- [3] <https://pdfs.semanticscholar.org/3ed5/1a3d53e798d618b5792dbdd00aa976fd34c2.pdf>
Design of A Low Power CMOS Differen tial Low Noise Amplifier by Using Die-Level EM analysis: Huseyin S. Savci, Numan S. Dogan, Zhijan Xie and Ercument Arvas