CSU11026 Assignment 1

Write a verilog module Circuit_1 (A, B, C, F1, F2); which implements a gate level description of the circuit below