Unit 0. Introduction to the computer architecture

Computer Architecture


Area of Computer Architecture and Technology Department of Computer Science and Engineering University of Oviedo

Fall, 2015

Definition

Machine which is able to execute algorithms

- · receives inputs
- a program processes data
- · produces outputs



- desktop computers
- laptops, tablets
- smartphones






Definition

Machine which is able to execute algorithms

- · receives inputs
- a program processes data
- produces outputs



- desktop computers
- laptops, tablets
- smartphones






Definition

Machine which is able to execute algorithms

- · receives inputs
- · a program processes data
- · produces outputs



- desktop computers
- laptops, tablets
- smartphones






Definition

Machine which is able to execute algorithms

- · receives inputs
- · a program processes data
- produces outputs



- · desktop computers
- laptops, tablets
- smartphones





Requirements

- store (and remove) the program to be executed
- store data
- · load and execution of the program
- · input/output mechanism

- memory
- processor (CPU)
- · peripherals





Requirements

- store (and remove) the program to be executed
- store data
- load and execution of the program
- · input/output mechanism

- memory
- processor (CPU)
- · peripherals





Requirements

- store (and remove) the program to be executed
- store data
- load and execution of the program
- input/output mechanism

- memory
- processor (CPU)
- · peripherals





Requirements

- store (and remove) the program to be executed
- store data
- · load and execution of the program
- · input/output mechanism

- memory
- processor (CPU)
- · peripherals






Requirements

- store (and remove) the program to be executed
- store data
- · load and execution of the program
- · input/output mechanism

- memory
- processor (CPU)
- peripherals
































Conceptual distance

Problem

- programmer interests ⇒ natural language
- machine constraints ⇒ simple machine code








Virtual machine

Solution

- define a new language (L1)
- · closer to the natural language
- built upon machine language (L0)








Virtual machine

Solution

- define a new language (L1)
- · closer to the natural language
- built upon machine language (L0)








Virtual machine

Solution

- define a new language (L1)
- · closer to the natural language
- built upon machine language (L0)







Multi-level machine

Problem-oriented language	
	Translation (compiler)
Assembly language	
	Translation (assembler)
Operating System	
	Partial interpretation (OS services)
Instruction Set Architecture (ISA)	
	Interpretation (microprogram) or direct execution
Microarchitecture	
	Hardware
Digita	Il logic





Computer architecture

Definition

- · functional behavior
- · interconnection of components
- I/O mechanisms
- · etc.

Example

- · Von Neumann architecture
- · Harvard architecture

Two levels

- Instruction set architecture (ISA)
- Microarchitecture





Visible to the programmer

- · data types
- registers
- instruction set
- · address format

RISC (Reduced Instruction Set Computer)

- very simple instructions ⇒ quick execution
- Ex.: PowerPC, IA-64, SPARC, MIPS, ARM


CISC (Complex Instruction Set Computer)

- complex instructions ⇒ high level operations
- Ex.: x86, Motorola 68 000






ISA types: machine models (c = A + B)






ISA types: machine models (c = A + B)




Push A Load A
Push B Add B
Add

Register-memory



Load R1, A Add R3, R1, B

Register-register




Load R1, A Load R2, B Add R3, R1, R2





ISA types: machine models (c = A + B)



Push B

Add


Add B

Register-memory



Load R1, A Add R3. R1. B

Register-register




Load R1, A Load R2, B Add R3, R1, R2





ISA types: machine models (c = A + B)



Push B

Add

Pop C


Load A Add B Store C

Register-memory



Load R1, A Add R3, R1, B Store R3, C

Register-register



Load R1, A Load R2, B Add R3, R1, R2 Store R3, C





Microarchitecture

Implementation of an ISA

- functional units
- cache (type and level count)
- · bus width

Internal organization of the CPU

- segmented
- superscalar
- multicore
- VLIW (Very Long Instruction Word)
- vectorial

Examples of x86 microarchitectures

Intel Nehalem (Core i5), AMD K10 (Athlon II)





Unit 0. Introduction to the computer architecture

Computer Architecture

Area of Computer Architecture and Technology Department of Computer Science and Engineering University of Oviedo

Fall, 2015