

### **DESCRIPTION**

The G20N06D52 uses advanced trench technology and design to provide excellent R<sub>DS(ON)</sub> with low gate charge. It can be used in a wide variety of applications.

### **GENERAL FEATURES**


•

VDSS	RDS(ON) @ 10V (typ)	lο
60V	24mΩ	20 A


- High density cell design for ultra low Rdson
- Fully characterized Avalanche voltage and current
- Good stability and uniformity with high Eas
- Excellent package for good heat dissipation
- RoHS Compliant

### **Application**

- Power switching application
- Hard Switched and High Frequency Circuits
- Uninterruptible Power Supply



Schematic diagram



DFN5\*6-8L

### **Ordering Information**

Part Number	Marking	Case	Packaging	
G20N06D52	G20N06	DFN5*6-8L	2500pcs/Reel	

### Absolute Maximum Ratings (TA=25°Cunless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V <sub>DS</sub>	60	V
Gate-Source Voltage	V <sub>GS</sub>	±20	V
Drain Current-Continuous	<b>l</b> o	20	А
Drain Current-Continuous(Tc=100°C)	I <sub>D</sub> (100°C)	15	Α
Pulsed Drain Current	Ідм	63	Α
Maximum Power Dissipation	Po	45	W
Single pulse avalanche energy (Note 5)	Eas	89	mJ
Operating Junction and Storage Temperature Range	TJ,Tstg	-55 To 175	°C

#### **Thermal Characteristic**

Thermal Resistance,Junction-to-Case(Note 2)	Rejc	4.33	°C/W	l
---------------------------------------------	------	------	------	---



### Electrical Characteristics (TA=25°Cunless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BVDSS	Vgs=0V lp=250µA	60	-	-	V
Zero Gate Voltage Drain Current	Ipss	Vps=60V,Vgs=0V	-	-	1	μA
Gate-Body Leakage Current	Igss	V <sub>GS</sub> =±20V,V <sub>DS</sub> =0V	-	-	±100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> ,I <sub>D</sub> =250µA	1.0	1.7	2.5	V
Drain-Source On-State Resistance	RDS(ON)	Vgs=10V, ID=20A	-	24	30	mΩ
Drain-Source On-State Resistance	RDS(ON)	Vgs=4.5V, ID=10A	-	30	40	mΩ
Forward Transconductance	grs	Vps=5V,lp=4.5A	11	-	-	S
Dynamic Characteristics (Note4)						
Input Capacitance	Clss	V <sub>DS</sub> =30V,V <sub>GS</sub> =0V,	-	1220	-	PF
Output Capacitance	Coss		-	102	-	PF
Reverse Transfer Capacitance	Crss	F=1.0MHz	-	92	-	PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	t <sub>d(on)</sub>		-	6	-	nS
Turn-on Rise Time	tr	Vdd=30V,Id=2A,RL=6.7Ω	-	2.9	-	nS
Turn-Off Delay Time	t <sub>d(off)</sub>	V <sub>G</sub> s=10V,R <sub>G</sub> =3Ω	-	16.8	-	nS
Turn-Off Fall Time	tf		-	2.9	-	nS
Total Gate Charge	Qg	Vps=48V.lp=10A.	-	25	-	nC
Gate-Source Charge	Qgs	_ , _ ,	-	4	-	nC
Gate-Drain Charge	Qgd	V <sub>G</sub> s=10V	-	8	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	VsD	V <sub>G</sub> s=0V,I <sub>s</sub> =10A	-	-	1.2	V
Diode Forward Current (Note 2)	ls		-	-	21	Α
Reverse Recovery Time	trr	TJ = 25°C, IF =10A	-	38	-	nS
Reverse Recovery Charge	Qrr	di/dt = 100A/µs(Note3)	-	55	-	nC
Forward Turn-On Time	ton	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				


### Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- **2.** Surface Mounted on FR4 Board,  $t \le 10$  sec.
- 3. Pulse Test: Pulse Width ≤ 300µs, Duty Cycle ≤ 2%.
- $\textbf{4.} \ \textbf{Guaranteed by design}, \ \textbf{not subject to production}$
- **5.** EAS condition: Tj=25°C,VDD=30V,VG=10V,L=0.5mH,Rg=25 $\Omega$




## **Test circuit**


### 1) EAS test Circuits



## 2) Gate charge test Circuit:




### 3) Switch Time Test Circuit:




# **GOFORD**

### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS (Curves)



**Figure 1 Output Characteristics** 



**Figure 2 Transfer Characteristics** 




Figure 3 Rdson- Drain Current




Figure 4 Rdson-JunctionTemperature




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward




Figure 7 Capacitance vs Vds




Figure 8 Safe Operation Area




Figure 9 BV<sub>DSS</sub> vs Junction Temperature




Figure 10 V<sub>GS(th)</sub> vs Junction Temperature







Figure 11 Normalized Maximum Transient Thermal Impedance




# **DFN5X6-8L Package information**









	COMMON				
SYMBOL	М	M	INC		
	MIN	MAX	MIN	MAX	
A	1. 03	1. 17	0. 0406	0. 0461	
b	0. 34	0. 48	0. 0134	0. 0189	
С	0. 824	0. 970	0. 0324	0. 0382	
D	4. 80	5. 40	0. 1890	0. 2126	
D 1	4. 11	4. 31	0. 1618	0. 1697	
D 2	4. 80	5. 00	0. 1890	0. 1969	
Е	5. 59	6. 15	0. 2343	0. 2421	
E1	5. 65	5. 85	0. 2224	0. 2303	
E 2	1. 60	_	0. 0630	-	
е	1. 27 BSC		0. 05 BSC		
L	0. 05	0. 25	0. 0020	0. 0098	
L1	0. 38	0. 50	0. 0150	0. 0197	
L 2	0. 38	0. 50	0. 0150	0. 0197	
Н	3. 30	3. 50	0. 1299	0. 1378	
I	_	0. 18	_	0. 0070	