

# **Design Flow.**

The Development Tools

Questa and Vivado

# Contents

<b>1</b>	<b>Design flow and tools .....</b>	<b>4</b>
1.1	Design flow for programmable logic.....	5
1.1.1	Design entry.....	6
1.1.2	Register Transfer Level (RTL) simulation .....	6
1.1.3	Synthesis .....	6
1.1.4	Place and Route (Fitting) and timing simulation.....	6
1.1.5	Static timing analysis .....	6
1.1.6	Device programming.....	7
1.2	Tools used in this course.....	7
<b>2</b>	<b>Getting started with Questa.....</b>	<b>8</b>
2.1	Creating a project .....	8
2.2	Preparation for VHDL simulation with Questa.....	8
2.3	Sample design file.....	9
2.4	Sample test bench.....	9
2.5	Creating a project in Questa.....	11
2.6	Compilation of source files.....	12
2.6.1	Working libraries in brief .....	12
2.6.2	Compilation of VHDL source files .....	12
2.7	Simulation.....	14
2.8	Macro files (do files) .....	16
<b>3</b>	<b>Getting started with Vivado.....</b>	<b>17</b>
3.1	Creating a project .....	17
3.2	Using Vivado.....	20
3.3	Constraints.....	20
3.3.1	Physical constraints (assigning pins) .....	20
3.3.2	Timing constraints .....	23
3.3.3	More on timing constraints (needed in Lab 3 and 4) .....	26
3.3.4	Property for clock domain crossing.....	29
3.4	Synthesis.....	30
3.5	Design implementation .....	30
3.5.1	Optimization.....	30
3.5.2	Placement.....	30
3.5.3	Routing.....	31
3.6	Device programming .....	31
3.6.1	Connections.....	31
3.6.2	Downloading the configuration directly to the FPGA .....	31
<b>4</b>	<b>Editing VHDL code.....</b>	<b>34</b>
4.1	Choice of editor .....	34
4.2	Indenting .....	34
4.2.1	Example of unindented and well-indented code: .....	34
4.2.1	Tab/space for indenting .....	34
4.3	Comments in the code and variable names.....	35

4.4	Use of keyboard.....	35
4.4.1	Keys and combinations you must know .....	35
4.4.2	Special tricks for Notepad++ .....	36
<b>5</b>	<b>Getting Started with Block Design, AXI, and Xilinx SDK.....</b>	<b>37</b>
5.1	Create Zynq Block Design and AXI interconnect .....	37
1.1.2	Create Vivado Project .....	37
5.1.1	Create Block Design .....	38
5.2	Using the Xilinx SDK.....	44
5.2.1	Create a new project.....	44
5.2.2	Board Support Package .....	46
5.2.3	Run Program .....	47
5.3	Creating managed IP project.....	47

# 1 Design flow and tools

In this course, you will get to know two powerful programs for FPGA design:

1. Questa Advanced Simulator. VHDL/SystemVerilog/System C/System Verilog simulator from Mentor Graphics. The simulator was formerly known as ModelSim.
2. Vivado Design Suite. Synthesis and Place & Route/Device fitting tool from the FPGA manufacturer Xilinx.

This document has been written as a *cookbook* for how to get through the design process from A to Z for the first time, and without too much digression in the use of programs. This cookbook requires access to a ZedBoard developer board. Hardware documentation for the ZedBoard can be obtained from:

[http://zedboard.org/sites/default/files/ZedBoard\\_HW\\_UG\\_v1\\_1.pdf](http://zedboard.org/sites/default/files/ZedBoard_HW_UG_v1_1.pdf)




Figure 1. ZedBoard

## 1.1 Design flow for programmable logic

The figure below shows the general design flow based on a HDL (Hardware Description Language) for an FPGA.




Figure 2. Design flow for FPGA

### 1.1.1 Design entry

There are several conceivable ways to describe a design. The traditional way is to draw a connection diagram (schematic). This is a method that has been abandoned for digital design, because it is difficult to maintain. In addition, it is a formidable job to draw, not to mention maintain, a diagram for a design that may perhaps contain several hundred thousand gates and flip-flops. Around the mid-1980s, a special programming language was developed to describe hardware, a so-called HDL (Hardware Description Language). VHDL was standardized in 1987. It is much easier to maintain and expand a design that exists as text than one that exists as a graphic design. In this course, we will be using VHDL for design entry.

### 1.1.2 Register Transfer Level (RTL) simulation

The first simulation in Figure 2 is a purely functional simulation of, for example, VHDL code. We must use a VHDL simulator for this. This level of abstraction is called the RTL level. Ideally, we do not need to decide what technology the design will be entered into at this point in time. Often, however, we must modify the code so that it can take into account the restrictions/limitations of the technology we finally decide to use. We may have to take into account the clock distribution, global reset, control of tri-state outputs, etc. When we have finished the simulation and are satisfied, we can proceed to the synthesis (see 1.1.3). Before that, however, we have to decide on a technology (type of chip or chip family). Most of the simulation and debugging job is performed at the RTL level, because we have very good observability there.

### 1.1.3 Synthesis

Synthesis is a process that transfers an RTL description to a gate level description. In an RTL description, all of the registers (flip-flops) and clocks are visible. The gate level refers to the connection of basic components (AND, OR, NOT, etc.) in a technology-dependent library. We can affect the result of the synthesis by creating *constraints*. These are requirements that we set in order to guide the tool in a desired direction. Typical synthesis constraints may be speed versus space constraints. Other constraints may be the encoding of state vectors in FSMs (Finite State Machines). The result of the synthesis may also be Boolean equations if the design is to be entered into a CPLD. As a rule, it is possible to perform a simulation after the synthesis. This will verify that the synthesis has given the correct result.

### 1.1.4 Place and Route (Fitting) and timing simulation

If the simulation after the synthesis is correct, we can start the process in which the synthesized design is entered into the chosen technology. This process is called *Place and Route* for FPGAs and *Fitting* for CPLDs. The tools used in this process are made by the chip manufacturers. The assignment of pins and the performance requirements (clock frequency) are important constraints in this part of the design process. After the design has gone through a Place and Route or Fitting process, we will usually want to verify both the functionality and timing of the design. It is possible to generate simulation files in various formats that can be used for this. If the simulation is in order, we are more or less finished.

### 1.1.5 Static timing analysis

It can be quite time-consuming to run a timing simulation of a large design. An alternative that is often used is a static timing analysis. Special tools are available for this. A usual timing requirement is the maximum clock frequency. This is limited by delays in the combinational logic between the registers.

Other requirements may be the *clock to output delay*, input *set-up* and *hold* times. Static timing analysis tools identify the worst-case paths, so that we can gain an overview of the performance of the chip. Correct functioning can be verified based on a purely functional simulation of the *routed* design.

### 1.1.6 Device programming

All that remains now is *device programming*, i.e. transferring the design into the desired chip. This can be done in very many different ways. For example, SRAM-based FPGAs require that we use an external PROM/EPROM/Flash EEPROM, etc. to create the chip configuration (design). Antifuse-based FPGAs can only be burned once, and it is not possible to make any changes. In a debugging phase, the programming file is downloaded to the chip from a PC via a programmable cable.

In a CPLD, the configuration is stored internally in the chip, and there are variations that are EPROM-based that are programmed electrically and can be deleted by UV light. There are EPROM-based devices that can be programmed and deleted electrically. The most interesting variants are those that can be programmed and reprogrammed, while the chip is soldered to the finished board. They are called ISR (In System Reprogrammable) CPLDs.

## 1.2 Tools used in this course

Since we will be using an FPGA from Xilinx with the associated tools, the design flow for this will be somewhat different than the general flow. For Xilinx and other technologies, we can also use general synthesis tools. Examples of such tools are Precision from Mentor Graphics and Synplify from Synplicity. Common to these is the fact that they can be synthesized to many different target technologies, including ASICs (Application Specific Integrated Circuits). In this course, we will use synthesis and place and route tools that are specific to Xilinx. We will be using the Questa Advanced Simulator from Mentor Graphics. The Questa simulator used to be called Modelsim, and the two simulators are identical for all practical purposes. They are completely general and independent of technology. Full versions of Xilinx Vivado 2015.2 and Questa Version 10.1d will be installed in the laboratory (we have 15 licenses for Questa). Free versions of both Vivado and Modelsim may however be downloaded.

The free (device-limited) [Vivado WebPACK 2015.2](#) can be downloaded from [here](#).

A student version of ModelSim PE can be downloaded from [www.mentor.com/company/higher\\_ed/modelsim-student-edition](http://www.mentor.com/company/higher_ed/modelsim-student-edition)

Note that if you use newer versions than those we use at the lab, you cannot assume that projects can be moved from machines with the latest version to machines with older versions. However, you can expect that source files and script can be used unchanged regardless of the program version.

## **2 Getting started with Questa**

Questa can be used alone or integrated with Vivado. First, we will look at how we can use Questa alone. The description below applies to Questa, and Modelsim PE and SE versions 6.6d (and higher).

### **2.1 Creating a project**

Project management is important in all CAD systems. The purpose of a project is to create an organized storage structure for all the files associated with a design.

### **2.2 Preparation for VHDL simulation with Questa**

The description of Questa is based on a simple VHDL example, in which we model a 4-bit counter. The counter is reset asynchronously to 0 by the RESET signal and triggers on a positive edge of the clock CLK. In addition, the counter can be reset synchronously to the numeric value of the INP input by giving a positive pulse on the LOAD signal. When the counter reaches 15 (hexadecimal F), the MAX\_COUNT signal becomes active.

First, we will look at how we can perform a functional VHDL simulation of the counter. This example is meant as an initial introduction to Questa and shows far from all the options we have there, just one possibility. After we have performed the first simulation, we will continue by using the same code in Vivado and synthesize and place the design onto a ZedBoard. After this we will run a timing simulation, and when this has verified that the chip works the way it should, we will program the chip.



## 2.3 Sample design file

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity FIRST is
  port
  (
    CLK      : in  std_logic;      -- Clock signal from push button
    RESET    : in  std_logic;      -- Global asynchronous reset
    LOAD     : in  std_logic;      -- Synchronous reset
    INP      : in  std_logic_vector(3 downto 0); -- Start value
    COUNT    : out std_logic_vector(3 downto 0); -- Count value
    MAX_COUNT : out std_logic      -- Indicates maximum count value
  );
end FIRST;

-- The architecture below describes a 4-bit up counter. When the counter
-- reaches its maximum value, the signal MAX_COUNT is activated.

architecture MY_FIRST_ARCH of FIRST is

  -- Area for declarations
  signal COUNT_I : unsigned(3 downto 0);

begin
  -- The description starts here

  COUNTER :
  process (RESET, CLK)
  begin
    if(RESET = '1') then
      COUNT_I <= "0000";
    elsif rising_edge(CLK) then
      -- Synchronous reset
      if LOAD = '1' then
        COUNT_I <= unsigned(INP);
      else
        COUNT_I <= COUNT_I + 1;
      end if;
    end if;
  end process COUNTER;

  COUNT <= std_logic_vector(COUNT_I);

  -- Concurrent signal assignment
  MAX_COUNT <= '1' when COUNT_I = "1111" else '0';

end MY_FIRST_ARCH;
```

Figure 3. Design file first.vhd

## 2.4 Sample test bench

Simulating an electronic design is based on impressing stimuli on inputs and checking that the chip gives a correct response on the outputs.

The most common and effective way to produce stimuli is to create a VHDL *testbench*. This means that we create all the stimuli input in VHDL. (Alternatively, simulation commands could be used). Use of a VHDL testbench offers many advantages, such as the fact that the simulation can be ported to another standard VHDL simulator, since it is not dependent on the simulator's command language. The use of VHDL testbenches is very flexible and effective, because the entire VHDL language is available. For example, a lot of the environment (other components, possibly an entire board) can be included in the testbench. The example below assumes that you have learned some VHDL, such as component instantiation, but we have decided to include it here to illustrate a template for how a simple testbench can be created. We will return later to more advanced use of testbenches.

It is sensible to have a naming convention for file names. For example, we can call the testbench file `tb_first.vhd`, where `tb_` indicates a testbench file.

```
library IEEE;
use IEEE.Std_Logic_1164.all;

entity TEST_FIRST is
-- Empty entity of the testbench
end TEST_FIRST;

architecture TESTBENCH of TEST_FIRST is
-- Area for declarations

-- Component declaration
component FIRST
port
(
    CLK      : in  std_logic;      -- Clock signal from push button
    RESET    : in  std_logic;      -- Global asynchronous reset
    LOAD     : in  std_logic;      -- Synchronous reset
    INP      : in  std_logic_vector(3 downto 0); -- Start value
    COUNT    : out std_logic_vector(3 downto 0); -- Count value
    MAX_COUNT : out std_logic      -- Indicates maximum count value
);
end component;

signal CLK      : std_logic := '0';
signal RESET    : std_logic := '0';
signal LOAD     : std_logic := '0';
signal INP      : std_logic_vector(3 downto 0) := "0000";
signal COUNT    : std_logic_vector(3 downto 0);
signal MAX_COUNT : std_logic;

-- 50 Mhz clock frequency
constant Half_Period : time := 10 ns;

begin
-- Concurrent statements

-- Instantiating the unit under test
UUT : FIRST
port map
(
    CLK      => CLK,
    RESET    => RESET,
    LOAD     => LOAD,
    INP      => INP,
    COUNT    => COUNT,
    MAX_COUNT => MAX_COUNT
);

-- Generating the clock signal
CLK <= not CLK after Half_Period;

STIMULI :
process
begin
    RESET <= '1', '0' after 100 ns;
    INP   <= "1010" after Half_Period*12;
    wait for 2*Half_Period*16;
    LOAD  <= '1', '0' after 2*Half_Period;
    wait;
end process;

end TESTBENCH;
```

**Figure 4. Testbench `tb_first.vhd`**

## 2.5 Creating a project in Questa

Start Questa from the start menu or the desktop. Select **File→New→Project** (possibly after a welcome greeting). Choose a name and a location for your project. Use a folder on your personal home folder (M:) for the location of the project. Leave the default library name with the value *work*.




Figure 5. Creating a project in Questa

After you have created a project, you will be asked whether you want to add files to the project. This can also be done at any time. Often, all the source files in the project are not ready during the initial simulation, so there will be a need to add additional files later on. Locate *first.vhd* and *tb\_first.vhd* by selecting *Add Existing File* and then *Browse*, and select the files to be included by ctrl+click for each file to be added:




Figure 6. Add source files (1)

It is recommended to refer to the source files in their original location instead of letting Questa copy them into the project. It is good practice to keep the source files in a subfolder called *src*.

*Note: By default, Questa will refer to the selected source files by their full absolute path (M:/inf3430/lab1/cookbook/src/first.vhd). In Figure 7 the paths have been modified to a path relative to the project location (./src/first.vhd). This step is not necessary to make the project work but is useful if you ever decide to move the project.*




Figure 7. Add source files (2)

## 2.6 Compilation of source files

### 2.6.1 Working libraries in brief

A working library or *work* has a special meaning in VHDL. It refers to VHDL files that are under development or testing. It is very important in VHDL simulators and synthesis tools to know which library is working at any given time. We always compile, simulate and synthesize models that belong to *work*. We can have many user libraries, but only *one* library can be working. If we refer to work in a source file, it means that the simulator will expect to find the relevant design unit (more about design units later on in this course) in the library from which we load the design into the simulator. And vice versa, the library we load a design from is called the working library. This also means that VHDL requires that we actively keep track of libraries and to what libraries the design units are compiled. If we want to use design units from other libraries, we must refer to the logical name in the library. We will take a closer look at the use of libraries later on in this course.

### 2.6.2 Compilation of VHDL source files

To compile, you can select the desired files, **right click**→**Compile Selected**. If you want to compile all the files in the project, you can do so by **right click**→**Compile All**:





Figure 8. Compilation of VHDL source files

The probability of a syntax error during the first compilation is practically 100%. In Questa, as with other compilers, we have an *error parser* that shows us which line numbers in which files have syntax errors. There is a project option that controls whether the compiler output is displayed in the simulator's console window. It can be useful to have this option turned on. This is done by going to **Workspace**→**right click**→**Project Setting**→**check Display Compiler output**. Then you can click the error message and be taken directly to the line where there is an error. Note that one small error often creates many consequential errors. In the example in Figure 9 below, a semicolon was missing and resulted in 3 error messages.

Some of the labs will require the sources to be compiled using VHDL-2008. Do the following to change VHDL version for compilation in Questa:


1. In the **Project** view, select all source files and right-click.
2. Select **Properties** from the drop down menu.
3. **Project Compiler Settings** is now open, go to the **VHDL** tab.
4. For **Language Syntax** select **Use 1076-2008**.
5. Press **OK**. The selected files will now be compiled with VHDL-2008.



```

Transcript
# Compile of tb_first.vhd was successful.
# 2 compiles, 0 failed with no errors.
# Compile of first.vhd failed with 1 errors.
# vcom -work work -2002 -explicit -vopt M:/INF3430/H2013/Laboppgaver/Kokebok/src/first.vhd
# QuestaSim-64 vcom 10.1d Compiler 2012.11 Nov 1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FIRST
# -- Compiling architecture MY_FIRST_ARCH of FIRST
# ** Error: M:/INF3430/H2013/Laboppgaver/Kokebok/src/first.vhd(33): near "elsif": expecting ';'
# ** Error: M:/INF3430/H2013/Laboppgaver/Kokebok/src/first.vhd(40): near "if": expecting PROCESS
#
QuestaSim>

```



```

M:/INF3430/H2013/Laboppgaver/Kokebok/src/first.vhd - Default
Ln#
27
28     COUNTER :
29     process (RESET,CLK)
30     begin
31         if(RESET = '1') then
32             COUNT_I <= "0000"
33         elsif (CLK'event and CLK = '1') then
34             -- Synkron reset
35             if LOAD = '1' then
36                 COUNT_I <= unsigned(INP);
37             else
38                 COUNT_I <= COUNT_I + 1;
39             end if;
40         end if;

```

**Figure 9. Error parser**

## 2.7 Simulation

When the source files have been compiled, we are ready to simulate. Select the *Library* tab in the workspace, and go to the library named *work*, where each design unit has been compiled. To display the design units in the various libraries, you can expand the library by clicking the [+] symbol before the library. We choose to load the entity *test\_first*, which is our testbench entity. This represents the highest level in our design hierarchy. Select this entity→**right click**→**Simulate**.




Figure 10. Preparation for simulation

When the design has been loaded, an *Objects* window appears. If it does not appear, you can display it by selecting **View**→**Objects**. From the Objects window, you can choose what signals you want to look at during the simulation. By displaying the *Sim* window in the workspace and clicking the various design units, different *objects* appear that you can choose to look at. Select what you want to look at (all of the objects in this case) →**right click**→**Add to Wave**→**Selected signals (alternatively you can select Signals in Region)**:




Figure 11. Selection of signals in the Waveform viewer

After you have selected the signals you want to observe, you can start a simulation. You can do this by entering the simulator command **run <time>** in the console window. For example, **run 1us** will simulate for 1 us. If you enter **run 1us**, you will simulate for an additional 1 us from the point in time you stopped after the last run command. If you enter **restart**, you will start from time 0 again, and all the *waveforms* will be reset to zero. Figure 12 below shows the signals from the counter after having simulated for 1 us.




Figure 12. Waveform window

## 2.8 Macro files (do files)

Simulation is an iterative process. It may therefore be sensible to automate large portions of the process. An alternative to entering or selecting simulation commands from menus is to combine commands in script or command files. In Questa you can create a script by means of the script language Tcl, or you can combine the simulation commands in a so-called do file. A do file often has the extension `.do`. For example, it may be sensible to specify what signals you want to look at in the do file. Figure 13 is an example of a do file, `sim_first.do`. You can easily build up the contents of a do file by copying from the simulator's console window, where all the commands given are echoed. The first line loads the testbench entity (and the underlying design units) into the simulator. The next lines add signals to the *waveform viewer*, and the last line specifies that the simulation will last 1 us.

```
vsim work.test_first
add wave sim:/test_first/clk
zadd wave sim:/test_first/reset
add wave sim:/test_first/load
add wave sim:/test_first/inp
add wave sim:/test_first/count
add wave sim:/test_first/max_count
run 1 us
```

Figure 13. Do file `sim_first.do`

The do file in Figure 14 compiles the two files to the working library named work. Note that the full path is included in the file name here. If you replace your storage area or PC, you will therefore often need to update the do file. It is also possible to use a relative path, but then it is important that you are in the correct directory in Questa when you run the do file. You can find out where you are in Questa by entering **pwd** in the console window. The command **cd** also works to change the directory.

```
vcom -work work -93 -explicit -vopt M:/INF3430/lab1/cookbook/src/first.vhd
vcom -work work -93 -explicit -vopt M:/INF3430/lab1/cookbook/src/tb_first.vhd
```

Figure 14. Do file `comp_first.do`

The do files are run by selecting **Tools→Tcl→Execute Macro→Select do file**. Alternatively the macro can be started by entering **do filename.do** in the console window. It is also possible to combine all the commands in a single do file, and it is possible for a do file to call up several other do files.

You are encouraged to experiment with the simulator. You can display many more debugging windows, we can set the breakpoints for code lines, and we can set breakpoints for signals when they have reached a certain value and much more. We will touch on some of this throughout the course. The Modelsim PE student edition is somewhat limited when compared to Questa. Note that we have very good observability during the RTL simulation. This is where we should spend time, because this is where most of the difficult errors are detected.




### 3 Getting started with Vivado

Vivado Design Suite is Xilinx's tool for Synthesis, Place & Route and programming of their FPGAs. In each of these main task categories, there are a number of support tools. We will take a look at the most important in this summary. We will synthesize, assign pin numbers, create timing constraints, run place and route and program the chip.

#### 3.1 Creating a project


Vivado also makes use of projects to organize files. We can operate with various types of projects in Vivado. For example, a design may be a mixture of diagrams and HDL modules, or it may be a pure HDL project. We will take a look at the latter type, where all of the source files are VHDL files.

Start Vivado from the start menu (**All Programs→Xilinx Design Tools→Vivado 2015.2→Vivado 2015.2**) or from the desktop (**Vivado 2015.2**) and choose *Create New Project* from the greeting menu to start the New Project Wizard. Click *Next*.



**Figure 15. Project name. Add the project to the same directory as the VHDL files are located to avoid problems later on in the cookbook.**


Select *RTL Project* and click *Next*.



**Figure 16. Project type**

Click *Add Files*, locate the two files *first.vhd* and *tb\_first.vhd*, select them and click *OK* to add the two source files to the project. In the column named *HDL Source For*, change the value for *tb\_first.vhd* from *Synthesis & Simulation* to *Simulation only*. This is done because testbench files are not synthesized to be programmed on the chip, but are only used for simulation. Uncheck *Copy sources into project* to let Vivado point to the source files in their original location instead of making a copy of the source file. It is also possible to add source files to the project at a later time.

Make sure the *Target language* is set to VHDL. The simulator language is left as *Mixed*, indicating that it can be either VHDL or Verilog. Click *Next*.



**Figure 17. Add sources**

Click *Next* when prompted for IP (Intellectual Property), as this will not be used in the current project.

Click *Next* when prompted for the location of constraints files, as we will be adding the constraints later in the project.


The choices made with respect to technology and tools can be made at any time during the design process. In this course, however, the choices have already been made. The board used is the ZedBoard

Zynq Evaluation and Development Kit, which uses a XC7Z020CLG484-1 FPGA. FPGAs are classified according to how fast they are, the higher the value of the speed grade the faster the chip is.


Use the values in Table 1 to select the right FPGA part number. Click *Next*.

**Table 1. ZedBoard properties**

Property	Value
Part	xc7z020clg484-1
Family	Zynq-7000
Sub-Family	Zynq-7000
Package	clg484
Speed grade	-1



**Figure 18. FPGA part number**



**Figure 19. Project summary**

### 3.2 Using Vivado

The *Flow Manager* is located on the left side of the Vivado environment. This is where the different processes of the project (synthesis, implementation and programming) are started.

There is an overview of the sources of the project located in the top middle of the window. The sources are grouped into *Design sources*, *Constraints*, and *Simulation Sources*.

A console window for entering Tcl commands is available by selecting the *Tcl Console* tab at the bottom.




Figure 20. Vivado environment

### 3.3 Constraints


#### 3.3.1 Physical constraints (assigning pins)

Ideally, it should be possible to just start with synthesis and then the implementation. However, we must to a great extent deal with the fact that *the design must be implemented in a chip that is mounted on a finished board. This means that all the pin locations are fixed.* The fact that the pin locations are defined in advance is often the situation in real life, because it is often desired that the printing of circuit boards and development of the internal workings of the FPGAs shall take place as parallel activities to save time in the project. Unfavorable pin locations may have a negative effect on performance. Since the pin location is already defined for us, we must verify this. This is done by using a Xilinx Design Constraints file with the file extension `.xdc`. In the XDC file, you can assign the top-level entity the right pin numbers, for example. The XDC file is a text file that can be edited directly in the text editor in Vivado.

If we want to create *pin number constraints* or *area constraints*, we can edit these graphically within Vivado. In our case we will assign the signals of the entity `FIRST` to the pin numbers shown in Table 2. To do so, select *Open Elaborated Design* under *RTL Analysis* in the *Flow Navigator* on the left side of Vivado. After the design has been elaborated, select the *I/O Planning* layout from the dropdown menu on the toolbar.

**Table 2. Pin assignment**

Signal	Pin number	Signal name (on the board)
COUNT[3]	U21	LD3
COUNT[2]	U22	LD2
COUNT[1]	T21	LD1
COUNT[0]	T22	LD0
INP[3]	F21	SW3
INP[2]	H22	SW2
INP[1]	G22	SW1
INP[0]	F22	SW0
CLK	T18	BTNU
RESET	P16	BTNC
LOAD	M15	SW7
MAX_COUNT	U14	LD7



**Figure 21. Selecting I/O planning layout**

In the *I/O Planning* view, enter the physical pin constraints in the *Site* column of the *I/O Ports* window at the bottom of Vivado. The assigned pins show up as orange rectangles in the *Package* window, the floor plan overview of the pins of the FPGA. To avoid future errors, the value in the *I/O Std* column must also be given. Change the *I/O Std* value for each of the pins from *default* (*LVC MOS18*) to *LVC MOS33* to define the voltage as 3.3 V.




Figure 22. Physical pin layout

When you have finished entering the pin number constraints, select **File→Save Constraints**. You will be prompted to create a new XDC file. Call the file **constraints.xdc**.





Figure 23. Save constraints

Notice that we have assigned the clock to a push button. This pin is not a global clock input and thus it is not optimal for use as a clock input. Vivado gives an error message for this. To demote this error message to a warning, we must add the following line to the constraints file constraints.xdc:

```
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets CLK]
```

After modifying the constraints file, Vivado notifies us that the elaborated design is out of date, and prompts us to reload the constraints file. Click **Reload** to reload the constraints file.



**Figure 24. Reload constraints**

In subsequent exercises, we will use a 100 MHz crystal oscillator as a clock. That is connected to a global clock input.

In Figure 24 the property IOSTANDARD is set for each pin individually. The pins are arranged in different banks on the FPGA, and the IOSTANDARD may *optionally* be set for a whole bank at a time. What banks the individual pins belong to may be explored in the I/O Planning view. To set the bank voltage of bank 33 you would need to type the following into the XDC file:

```
set_property IOSTANDARD LVCMOS33 [get_ports -of_objects [get_iobanks 33]];
```

This line should be typed *after* all PACKAGE\_PIN constraints within a target bank have been evaluated.

### 3.3.2 Timing constraints

After we have finished with the pin assignment, we can add other constraints, such as timing constraints. We will now limit ourselves to adding a timing constraint, namely the period of CLK. There is a 100 MHz clock oscillator on the board, so it is natural to select a period time of 10 (ns).

Select **Synthesis** → **Synthesized Design** → **Edit Timing Constraints**. A timing constraints editor appears. (The timing constraints editor can also be reached under **Implementation**.)




Figure 25. Edit timing constraints

Double click in the timing constraints editor to create a Create Clock constraint. Click the browse [...] icon to the right of the **Source objects** field. Click **Find** in the window that opens. Choose the CLK port, and click **OK** to close the window.





Figure 26. Specify clock source



Enter 10 ns for the period, and leave the rest of the fields as default values. Click **OK**.



**Figure 27. Clock period**

Save the timing constraints. The file constraints.xdc is updated with the new timing constraints. The synthesis and implementation tools will now try to satisfy the constraints we have added.

When you have become more experienced, you can just as easily edit the XDC files in a text editor, using a XDC file you have created earlier as a template.

To edit the constraints file in Vivado's internal text editor, go to **Constraints** → **constrs\_1** in the source file overview tree and double-click on **constraints.xdc**.




Figure 28. Editing the XDC file


### 3.3.3 More on timing constraints (needed in Lab 3 and 4)

Often a design has more than one clock and one clock domain. Signals and data may then move between clock domains. Vivado will then require that the designer add some constraints to define the relationship between the different clock domains.

The previous section explained how to add a clock constraint for a primary clock to the constraint file. In this section, we will add generated clocks to the constraint file. We will also add constraints that defines the relationship between clock domains and use properties to define synchronization registers.

A generated clock is very often the primary clock divided or multiplied (or both) with a fixed value, but it can also have a different phase and/or waveform.

Lab 3 and 4 have a requirement for a clock divided down from the primary clock. The primary clock is defined in the previous section. We add the generated clock to the constraint file by using the Timing Constraint view (**Synthesis → Synthesized Design → Edit Timing Constraints**). Under **Clocks** select **Create Generated Clocks** and then press the plus icon to add a new constraint.



Fill in the following in the window that appears:

- **Clock name** is the optional name for the clock you are constraining.
- You have two options when it comes to clock source. You can use a clock input pin as a source (**Master pin**) or an already defined clock (**Master clock**). The easiest is to press ... on the **Master clock** and find the primary clock you are using as source for the generated clock. In Lab 3 and 4 this is probably *refclk*. Enter *\*clk\** in **Pattern** and press **Find**, *refclk* should appear in the list of results. Select the wanted clock and press **OK**.
- Set the values for how much the primary clock shall be divided. In this case it is 128.
- **Source objects** is the source of the generated clock. This is usually the output pin of a register or primitive. Push ... and search for the name of the wanted source. Then select it from results and press **OK**.
- Press **OK**. Save. The generated clock is now constrained.

**Create Generated Clock**

Creates a generated clock object and also defines a list of objects as generated clock sources. The command also specifies the clock source from which the clock is generated. The advantage of using this command is that whenever the master clock changes, the generated clock automatically changes.

Clock name:

Master pin (source):

Master clock:

Derive from Source Clock Waveform

☒ By clock frequency ☐ By clock edges

Multiply source clock frequency by

Divide source clock frequency by

Duty cycle (%):

☐ Invert the generated clock signal

Source objects:


☐ Includes only the logic where the master clock propagates (combinational)

☐ Do not override clocks already defined on the same Source objects (--add)

Command:

If we have two clocks in a design and we want to tell the tool to view the two clock domains as asynchronous, do the following:

- Open the timing constraint window and select **Set clock groups**. Push the plus icon.
- A window named **Set Clock Groups** pops up. Give the group a name in the **Group Name** field.
- Now you should add groups. Press ... behind **Group 1**. Search for your primary clock and add it to the group.
- Back in **Set Clock Groups**: Press the plus icon behind **Group 1** to add another group.
- Do the same as you did for **Group 1** for **Group 2**, but with a different clock. In Lab 3 and 4 this is you're divided clock.
- **The specified clocks are:** select asynchronous.
- Press **OK**. Save.



For more information read the constraint user guide **UG903**.

### 3.3.4 Property for clock domain crossing

Signals crossing clock domains shall be synchronized by using double flip-flops to bring the signal into the new clock domain. It is highly recommended to have these registers placed close. Vivado has a property constraint that should be used to tell the tool which registers are used for synchronization and be placed close.

By giving the signals used for clock domain crossing names which includes *s1* and *s2*, we can use a search pattern to assign signals containing those strings with an **ASYNC\_REG** property. As an example: For the a and b input signals in Lab 3 (and lab4), the synchronization registers (signals) should be called *a\_s1* and *b\_s2*.

To add the property constraint, do the following:

- In Vivado: Open the constraint file for editing. In a previous section we called it: **constraints.xdc**.
- Go to the bottom and add the following two lines:
- `set_property ASYNC_REG TRUE [get_cells -hierarchical *_s1*]`
- `set_property ASYNC_REG TRUE [get_cells -hierarchical *_s2*]`
- Save and close the file.

It is possible to use other naming conventions than *s1/s2*. The registers are found with *get\_cells – hierarchical <some pattern>*. It is possible to try the *get\_cells* command in the Vivado Tcl Console to view which registers that are returned by the search pattern.

```

constraints.xdc
/bachelor/solutions/lab3/src/constraints.xdc

45 set_property PACKAGE_PIN V12 [get_ports {abcdefgdec_n[7]}]
46 set_property PACKAGE_PIN W12 [get_ports {abcdefgdec_n[6]}]
47 set_property PACKAGE_PIN W10 [get_ports {abcdefgdec_n[5]}]
48 set_property PACKAGE_PIN W11 [get_ports {abcdefgdec_n[4]}]
49 set_property PACKAGE_PIN V9 [get_ports {abcdefgdec_n[3]}]
50 set_property PACKAGE_PIN V10 [get_ports {abcdefgdec_n[2]}]
51 set_property PACKAGE_PIN V8 [get_ports {abcdefgdec_n[1]}]
52 set_property PACKAGE_PIN W8 [get_ports {abcdefgdec_n[0]}]
53
54 # -----
55 # IOSTANDARD Constraints
56 #
57 # Note that these IOSTANDARD constraints are applied to all I/Os currently
58 # assigned within an I/O bank. If these IOSTANDARD constraints are
59 # evaluated prior to other PACKAGE_PIN constraints being applied, then
60 # the IOSTANDARD specified will likely not be applied properly to those
61 # pins. Therefore, bank wide IOSTANDARD constraints should be placed
62 # within the XDC file in a location that is evaluated AFTER all
63 # PACKAGE_PIN constraints within the target bank have been evaluated.
64 #
65 # Un-comment one or more of the following IOSTANDARD constraints according to
66 # the bank pin assignments that are required within a design.
67 # -----
68
69 # Note that the bank voltage for I/O Bank 33 is fixed to 3.3V on ZedBoard.
70 set_property IOSTANDARD LVCMOS33 [get_ports -of_objects [get_iobanks 33]]
71
72 # Set the bank voltage for I/O Bank 34 to 1.8V by default.
73 set_property IOSTANDARD LVCMOS33 [get_ports -of_objects [get_iobanks 34]]
74
75 # Set the bank voltage for I/O Bank 35 to 1.8V by default.
76 set_property IOSTANDARD LVCMOS33 [get_ports -of_objects [get_iobanks 35]]
77
78 # Note that the bank voltage for I/O Bank 13 is fixed to 3.3V on ZedBoard.
79 set_property IOSTANDARD LVCMOS33 [get_ports -of_objects [get_iobanks 13]]
80
81 # Constraining combinatorial path:
82 set_max_delay -from [get_ports sp] -to [get_ports abcdefgdec_n] -datapath_only 20.0
83
84 # Specify regs used to sync between clock domains, all regs with s1 or s2 in the signal name:
85 set_property ASYNC_REG TRUE [get_cells -hierarchical "s1*"]
86 set_property ASYNC_REG TRUE [get_cells -hierarchical "s2*"]
87

```

Properties are further explained in **UG912 Vivado Properties**.

### 3.4 Synthesis

Clicking **Synthesis → Run Synthesis** will start the synthesizing process. The result of the synthesis is a gate level netlist, i.e. a connection of basic elements. The result of the synthesis is summed up in a separate report file. The *Synthesis Report* can be accessed from the *Report* tab at the bottom of Vivado. The report contains statistics about what types of basic elements are used, and an estimate of performance. A schematic of the synthesized design can be viewed by clicking **Synthesis → Synthesized design → Schematic**.

### 3.5 Design implementation

After the synthesis, we can proceed to implementing the design in the selected chip. This implementation consists of three sub stages:

- Optimization
- Placement
- Routing

#### 3.5.1 Optimization

This stage performs a logic optimization in preparation for placement and routing. The objective of optimization is to simplify the logic design before committing to physical resources on the target part. Logic optimization performs a netlist connectivity check to warn of potential design problems such as nets with multiple drivers and un-driven inputs.

#### 3.5.2 Placement

During the placement stage a general placement of the overall design is performed. Timing and pin constraints (and especially area constraints) are important so that the result of this process contributes

to fulfillment of the constraints. The placer engine positions cells from the netlist onto specific sites in the target chip.

### 3.5.3 Routing

After the placement process, we go over to the routing phase, in which the various basic elements are connected together. Timing constraints are used a great deal here to ensure that time delays in the connections do not exceed the constraints.

Implementation is started by selecting **Implementation → Run Implementation**. All sub-processes will be performed provided that there are no errors during the process. After completion of the implementation process, a number of reports are generated. The reports are available from the **Reports** tab at the bottom of Vivado.

## 3.6 Device programming

To program the FPGA, we first need to generate a bitstream file which can be loaded into the FPGA. To generate the bitstream, go to **Program and Debug → Generate Bitstream**. This creates a file called FIRST.bit which will be used to program the FPGA.


### 3.6.1 Connections

For testing and debugging it may be appropriate to load the design directly into the chip without having to program external memory. All Xilinx FPGAs and CPLDs can be programmed via JTAG. JTAG, or IEEE1149.1 Boundary Scan, is actually a standard that has been developed to test connections on a circuit board by shifting bits through a long shift register, which goes through several chips. JTAG has gradually become a common programming interface for FPGAs, CPLDs and microcontrollers. We will take a closer look at JTAG later on in this course. See also Chapter 5 in Maxfield and <http://www.jtag.com>.

### 3.6.2 Downloading the configuration directly to the FPGA


Connect a USB cable from the computer running Vivado to the programming USB port of the ZedBoard. This is the USB port which is placed next to the board's power connector, and is labeled *PROG*. Make sure power is connected to the ZedBoard, and that the power switch is switched *ON*.

Select **Program and debug → Open Hardware Manager → Open Target → Open New Target** to start the *Open New Hardware Target Wizard*. Click **Next**. Select **Local server** in the **Connect to** field and click **Next**.




**Figure 29. Hardware server settings**

If ZedBoard is connected by the programming USB port, the next screen will show the hardware target to be programmed, as shown in Figure 30. Leave the fields as default values and click **Next** twice.



**Figure 30. Select hardware target**

To program the FPGA, select **Program and Debug → Hardware Manager → Program Device → xc7z020\_1**. In the *Program Device* dialog box that opens, the fields are populated with the paths to the FIRST.bit file and another debug probes file. Leave the fields as they are, and click **Program**.



**Figure 31. Program device**

The board is programmed, and a blue LED labeled *DONE* lights up. You can experiment with the design after it has been loaded onto the FPGA. We have a counter that counts up to 15. At the next



flank, it will count round and restart at 0. When LOAD is at 1, the counter will be set synchronously to the number on the INP inputs when you give a positive flank on CLK. Note that when we use a push button as a clock, we may experience false clock pulses at times. This is bouncing, i.e. the metal in the switch goes between the on and off state before it stabilizes in one position.

## 4 Editing VHDL code

This section covers useful information concerning the editing of VHDL code and other text files in general. This is information that should be used when you want to edit files in the laboratory exercises. Test these tips on a VHDL source file, and learn the keyboard shortcuts.

### 4.1 Choice of editor

The text editors that are integrated in Vivado and Questa are somewhat cumbersome to use. We recommend that you use an external editor to improve the flow and control over the editing. In the lab, we have installed Notepad++ (<http://notepad-plus-plus.org>), which is a powerful, free text editor. It supports, for example, selecting blocks and commenting on multiple lines of VHDL code. To get this to run automatically from Vivado, go to **Tools - Options → General → Text editor → choose Notepad++**.

### 4.2 Indenting

Indenting is moving the code different distances from the margin to make it more readable. It is not necessary in order for the VHDL code to be understood by the computer, but it is completely necessary so that other people can understand the code that has been written. We can find a lot of examples of how this is done in the VHDL book. All code that is submitted in this course shall be indented well.

#### 1.1.1 Example of unindented and well-indented code:

```
COUNTER :  
process (RESET,CLK)  
begin  
if(RESET = '1') then  
COUNT <= "0000";  
elsif (CLK'event and CLK = '1') then  
if LOAD = '1' then  
COUNT <= INP;  
else  
COUNT <= COUNT + 1;  
end if;  
end if;  
end process COUNTER;
```

**Poor (no) indenting**

```
COUNTER :  
process (RESET,CLK)  
begin  
    if(RESET = '1') then  
        COUNT <= "0000";  
    elsif (CLK'event and CLK = '1') then  
        if LOAD = '1' then  
            COUNT <= INP;  
        else  
            COUNT <= COUNT + 1;  
        end if;  
    end if;  
end process COUNTER;
```

**Good indenting**

#### 4.2.1 Tab/space for indenting

If you use the tab key to indent program lines, you just insert a tab code in the document, not a certain number of spaces (as is done if you press the space bar). How the program is displayed then is up to the various editors. The use of tab has both advantages and disadvantages, but one thing certain is that it can quickly look very strange in other editors if a program is written with both tabs and spaces indiscriminately. *Therefore, it is very important that you do not mix these forms of indentation.*

In this course, we have decided to establish a standard that only spaces are to be used for indenting, and that 2 spaces should be used for each level. The tab key can be set to insert a certain number of spaces instead of the tab character in the document. This is how you can avoid pressing the space bar twice. In Notepad++ you can enable this in **settings → preference → edit components → Tab size** and selecting **replace by space**. **Tab size** should be set then at 2. In Notepad++ you can easily check whether tab or space has been used in the document by selecting **view → show whitespace and tab**.

```

26  .
27  . COUNTER :
28  . process (RESET, CLK)
29  . begin
30  .     if (RESET = '1') then
31  .         COUNT <= "0000";
32  .     elsif (CLK'event and CLK = '1') then
33  .         -- Synkron reset
34  .         if LOAD = '1' then
35  .             COUNT <= INP;
36  .         else
37  .             COUNT <= COUNT + 1;
38  .         end if;
39  .     end if;
40  . end process COUNTER;
41  .

```

**Figure 32:** Here we see that both space and tab have been used (arrows show the tabs and dots show the spaces). This should be avoided.

### 4.3 Comments in the code and variable names

The use of comments is important to make the code more readable. This is important with a view to cooperation projects and reuse. It is not always easy to remember what one-year-old code does, even if you have written it yourself. Then some comments can be helpful.

However, the use of comments is no excuse for creating cryptic variable/signal names. Try to give descriptive names to the input/output signals and other elements in the code. Very short names should only be used when the scope is short, for example, within a simple process. If the code is self-explanatory with good variable names, comments everywhere are not required.

### 4.4 Use of keyboard

It is strongly recommended that you familiarize yourself with the use of the keyboard and shortcut keys for editing. This will enable you to edit faster, more easily and more ergonomically. The use of a mouse to copy and paste a line is cumbersome. Notepad++ follows the standard shortcut keys for editing in Windows, so it is not a waste of time to learn these in any case.

#### 4.4.1 Keys and combinations you must know

*Keys:*

- **home, end, page up/down**
- **insert, delete**
- **tab**

*Combinations:*

- **ctrl + arrow keys/home/end** for faster navigation
- **shift + arrow keys** to select text (**ctrl** and **home/end** also work here)
- **ctrl + x/c/v** for cut/copy/paste
- **ctrl + s** to quickly save the document

For example, if you want to copy a line with the keyboard, you can go first to the beginning of the line (**home**), and then select the line by pressing **shift+down arrow**. Then press **ctrl+c** to copy it. Go then to where you want to copy it, and press **ctrl+v**.

#### 4.4.2 Special tricks for Notepad++

- If you want to comment away lines, you can select them and then press **ctrl+q**. Do the same again to remove the comments.
- If you want to select columns of text, you can hold **alt** down, while selecting with shift and the arrow keys.
- **Ctrl+mouse wheel** zooms in/out in text.

## 5 Getting Started with Block Design, AXI, and Xilinx SDK

In this section we will explain how to use the block design feature of Vivado, how to integrate the chip Processing System (PS) in your design, and how to communicate between the PS and the Programmable Logic (PL) using AXI interface.

### 5.1 Create Zynq Block Design and AXI interconnect

#### 5.1.1 Create Vivado Project

In Vivado, start by creating a new project

*Select File > New Project > Next*

You can choose your project name and its location. You cannot have spaces in the names. You can use underscore (“\_”) as space.

When done, select


*Next > RTL Project > Next*

Change the Target Language depending on your needs.

We are not going to use any hdl files yet.

Select *Next > Next > Next*

Under “select : Boards” choose “ZedBoard Zynq Evaluation and Development Kit” as target board.




Then, complete the project creation by hitting *Next* and *Finish*.


### 5.1.2 Create Block Design

To create a block design, you need a dedicated page: under *IP Integrator* click on *Create Block Design* and *Ok*.

A new window will show up and you can add the blocks in the Diagram window.

#### Add IPs

To add blocks, you can right-click on the Diagram window and choose *Add IP* or use  or ctrl + I. A drop down menu with available IPs will be displayed and you can choose among them:




Search for **ZYNQ7 Processing System** and double click to add it. Do the same for the **Processor System Reset** and **AXI Interconnect**.


#### Configure IPs

Double-click on the AXI Interconnect IP and configure the *Number of Slave Interfaces* and *Number of Master Interfaces* to “1”. Click *OK* to save the changes.


Connect the Zynq PS, the System Reset, and the AXI interconnect IPs in the following way:




Click *Run Block Automation* (on the top of the panel) and click *OK*. This process will create `FIXED_IO` and `DDR` external outputs from the PS.



Right-click the `M_AXI` output port and select make it external by clicking on *Make External*.





Right-click on peripheral\_aresetn port of the system reset module and select *Create Port*. Change the Port name to ARESET. Do the same with the FCLK\_CLKo of the Zynq PS and call it ACLK. The purpose of this operation is to provide the AXI Interconnect with a clock from the Zynq PS since the clock and reset are not part of a bundled AXI interface.






*[BD 41-968] AXI interface port /Moo\_AXI is not associated to any clock port. It may not work correctly. Please update ASSOCIATED\_BUSIF parameter of a clock port to include this interface port.*






## Output products generation

Navigate back to Vivado source window and right-click your block design (.bd) and choose *Generate Output Products* to save the project.



**Note:** There is a known issue in Vivado 2013.2. If you are using a later version, skip this note. The AXI4Lite ports will not be updated in the external wrapper unless the BD (block diagram) is closed and reopened. Close the block design then double-click it to reopen it. Right-click your block design and select *Generate Output Products* to regenerate the Output Products.




Now that the Block Design for the Zynq PS has been created, the next step is to create a HDL wrapper containing input and output ports so that we can interface it with other HDL sources.

Right-click your block design and select *Create HDL Wrapper*.

Open the resulting file and notice the AXI external master signals that were exposed.


The wrapper file can be imported as an HDL file into another project and the input/output ports can be connected to other components in the *top* file.



When you have finished your top and connected all modules, run the synthesis, the implementation and the generation of the bitstream.

Later, you will need the bitstream to program the FPGA in Xilinx SDK. In order to export the hardware for the SDK use:

*Select File > Export > Export Hardware*



Be sure to check “*Include bitstream*”.

The next step is to open the Xilinx SDK and write a c program for the PS.

*Select File > Launch SDK > OK*


## 5.2 Using the Xilinx SDK

### 5.2.1 Create a new project


The SDK should have opened after the conclusion of 5.1. If it did not open, you can open the SDK by navigating to *Start > All Programs > Xilinx Design Tools > SDK 2015.2 > Xilinx SDK 2015.2* and specifying the workspace.

To create a new project, select *File > New > Application Project* from the menu bar.

The *New Project* dialogue window will open. Enter the name of your project. You can keep all other options with the default settings and click next.



Select *Hello World* as template among the *Available Templates* and click finish.



**Note:** The new project should open automatically. If it does not, you may need to close the welcome tab in order to view the project.

In the *Project Explorer* panel, when you expand the *project\_name* and *src* directory, you will find the “helloworld.c” file, which contains the main function of the program.

### 5.2.2 Board Support Package

There is a *bsp* directory created with our project: in this, you will find variables and functions that will help you creating your program.

You will find the parameters extracted from the exported hardware in the “xparameters.h”. For example, here you will find the addresses mapped to the AXI interconnect M00. (XPAR\_M00\_AXI\_BASEADDR to XPAR\_M00\_AXI\_HIGHADDR).

```
/* Definitions for interface M00_AXI */
#define XPAR_M00_AXI_BASEADDR 0x43C00000
#define XPAR_M00_AXI_HIGHADDR 0x43C0FFFF

#include "xparameters_ps.h"

#define STDIN_BASEADDRESS 0xE0001000
#define STDOUT_BASEADDRESS 0xE0001000
```

If you want to write something at this address, you can use `xil_out32` function you can find in the “xil\_io.h”. Include the `xil_io.h` library in the program with the `#include <xil_io.h>` statement.

```
#define Xil_Out32LE(Addr, Value) Xil_Out32((Addr), (Value))
```

For example:

```
Xil_Out32(XPAR_M00_AXI_BASEADDR, 0xffffffff01);
```

will write `0xffffffff01` at the starting address of the AXI.

```
readvalue= Xil_in32(XPAR_M00_AXI_BASEADDR);
```

will read the written value from the address `XPAR_M00_AXI_BASEADDR` to the integer variable `readvalue` that have to be declared with the `int readvalue;` statement.

There are also functions for 8-bit and 16-bit access using the same format:

```
Xil_Out16(XPAR_M00_AXI_BASEADDR, 0xff01);
```

```
Xil_Out8(XPAR_M00_AXI_BASEADDR, 0x01);
```

Sometimes it can be required to add delay between transactions. One way to create delay is to use “sleep”.

At the top of the code add the following line:

```
#include <sleep.h>
```

Then use the following function to add delay:

```
sleep(2);
```

This will delay the program with 2 seconds. Any positive integer value can be used.

### 5.2.3 Run Program

Once your program is finished, you can build it just by saving it with *Project > Build (All or Project)* or by pressing ctrl+B.

Verify that your board is powered up and connected to the computer with the JTAG port.

You will now download the bitstream to the Zynq PL by selecting

*Xilinx Tools > Program FPGA* from the menu bar or pressing  .

The Program FPGA window will appear. The bitstream field should already be populated with the correct bitstream, if not you will need to find it.

With the Zynq PL successfully configured with the bitstream file, you can now launch your software application on the Zynq PS.

Select *project\_name* in Project Explorer, right-click on it and select *Run As > Launch on Hardware (System Debug)*.


The program will be uploaded to the Zynq PS and run on the board.

### 5.3 Creating managed IP project

It is possible to create a project for managing IPs in Vivado. The project location will then be the place where you put all of the configured and compiled IPs used in the design. One important thing to note is that the IP modules will be generated and synthesized Out Of Context, saving timing during synthesis of designs that uses a lot of IPs.

For Lab 4 you will create an IP project to manage the RAM and ILA module. An IP project is created in the following way:

1. Start Vivado
2. In Vivado select: **File->New IP Location**
3. Select the correct board, simulator and language.
4. Put the IP project in a folder named **IP** under the project root.
5. Press finished.



The RAM IP is created by doing the following steps:

1. Search in the IP Catalog for **Block Memory Generator**.
2. Select **Block Memory Generator** and press **Customize IP**
3. Customize the IP with name and settings, then press **OK**.
4. In the **Generate Output Products** window (which should appear) select **Out of context per IP** and press **Generate**.
5. It is also possible to trigger **Generate Output Products** by left clicking the IP in the **Sources** window.

You now have an IP that can be instantiated in your design. In the folder generated by **Generate Output Products** there should be a **.vho** file with a template for instantiation.

The ILA IP (or any other IP) can be created in much the same steps as the RAM.