## Fasit INF3430/4431 eksamen 2017

## Oppgave 11a)

```
-- Fasit oppgave 11 a)
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity fibonacci is
 generic
     FIBWIDTH : natural := 32 --antall bit i generert Fibonaccitall
 port
               : in std logic; --asvnkron reset
     clk
               : in std_logic; --clock
               : in std_logic; --en klokkepuls starter funksjonsgenratoren
              : in std_logic_vector(2 downto 0); --funksjonsvalg, "001"
                                                    --velger Fibonacci
               : in std_logic_vector(7 downto 0); --angir max antall Fibonacci
     nmax
                                                    --tall som skal genereres
               : out std_logic_vector(7 downto 0); --angir Fibonaccitall index n
      inum
               : out std_logic; --en positiv puls med en clk-periodes
                                 --varighet for å angi et gyldig
                : out std_logic_vector (FIBWIDTH-1 downto 0) --Fibonaccitall n
      );
end fibonacci;
architecture RTL fibonacci of fibonacci is
 signal f0, next f0 : unsigned(FIBWIDTH-1 downto 0);
 signal f1, next_f1 : unsigned(FIBWIDTH-1 downto 0);
  signal f2, next f2 : unsigned(FIBWIDTH-1 downto 0);
 signal n, next_n : unsigned(7 downto 0);
  type fib_st is (idle_st, calc_st, fn_st, f1_st, f0_st, update_st, rdy_st);
 signal curr_st, next_st : fib_st;
begin
 state reg :
 process (clk, rst)
 begin
   if rst = '1' then
     curr st <= idle st;
            <= (others => '0');
             <= ((0) => '1', others => '0');
      f1
             <= (others => '0');
     f2
             <= (others => '0');
    elsif rising edge(clk) then
      curr_st <= next_st;</pre>
             <= next f0;
      f1
             <= next f1;
             <= next f2;
             <= next n;
   end if:
 end process;
 next state comb :
 process(run, funcsel, nmax, curr_st, f0, f1, f2, next_n, n)
  ---process (all) --vhdl 2008
 begin
   next st <= curr st;
```


```
next_n <= n;
rdy <= '0';
    next_f0 <= f0;
    next_f1 <= f1;
next_f2 <= f2;
    case curr st is
      when idle st =>
        next_f0 <= (others => '0');
         next_f1 <= (others => '0');
        if funcsel = "001" then
            next_st <= calc_st;</pre>
           end if;
         end if;
      when calc st =>
         if n \ge 2 then
         next_st <= fn_st;
elsif N = 1 then</pre>
          next_st <= f1_st;
          next_st <= f0_st;
         end if;
       when f0 st =>
         next_{\overline{f}2} \leftarrow (others => '0');
         next st <= update st;
      when f1 st =>
         next_{f2} \ll ((0) \Rightarrow '1', others \Rightarrow '0');
         next st <= update st;
      when fn_st =>
         next \overline{f2} \ll f0 + f1;
         next st <= update st;
      when update st =>
         next_f0 <= f1;
next_f1 <= f2;
         if n = unsigned(nmax) then
          next st <= idle st;
         else
          next_st <= rdy_st;
         end if;
      when rdy_st =>
        rdy <= '1';
next_n <= n + 1;
         next_st <= calc st;</pre>
    end case;
  end process;
  inum <= std_logic_vector(n);</pre>
  fn <= std_logic_vector(f2);</pre>
end RTL fibonacci;
```

## Oppgave 11b)


```
--Fasit oppgave 11b)
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric_std.all;
entity tb fibonacci is
end tb fibonacci;
architecture testbench of tb fibonacci is
constant MYNMAX : natural:= 20;
type fibfasit is array (0 to MYNMAX-1) of natural;
signal myfasit : fibfasit := (0,1,1,2,3,5,8,13,21,34,55,89,144,233,377,610,
                               987,1597,2584,4181);
constant MYWIDTH : natural:= 16;
component fibonacci is
  generic
      FIBWIDTH: natural := 32 --antall bit i generert Fibonaccitall
  port
                : in std logic; --asynkron reset
      clk
                : in std_logic; --clock
                : in std_logic; --en klokkepuls starter funksjonsgenratoren
: in std_logic_vector(2 downto 0); --funksjonsvalg, "001"
      run
      funcsel
                                                      --velger Fibonacci
                : in std logic vector(7 downto 0); --angir max antall Fibonacci
                                                      --tall som skal genereres
                : out std_logic_vector(7 downto 0); --angir Fibonaccitall index n
      inum
                : out std logic; --en positiv puls med en clk-periodes
                                  --varighet for å angi et gyldig
                : out std_logic_vector (FIBWIDTH-1 downto 0) --Fibonaccitall n
      fn
end component fibonacci;
signal rst
               : std logic := '0';
signal clk
              : std logic := '0';
signal run
             : std_logic := '0';
signal funcsel : std_logic_vector(2 downto 0) := "001";
signal nmax
               : std_logic_vector(7 downto 0) :=
std logic vector(to unsigned(MYNMAX,8));
signal inum : std_logic_vector(7 downto 0);
signal rdy
              : std logic;
signal fn
              : std logic vector (MYWIDTH-1 downto 0);
begin
  UUT : fibonacci
    generic map
     MYWIDTH
    port map
              => rst,
      rst
              => clk,
      clk
      run
              => run,
     funcsel => funcsel,
              => nmax,
     nmax
      inum
            => inum,
      rdy
              => rdy,
      fn
             => fn
    );
```

```
clk <= not clk after 5 ns;
  stimuli :
 process
    variable errorcnt : integer := 0;
 begin
          <= '1', '0' after 100 ns;
   rst
    wait for 120 ns;
    run <= '1', '0' after 20 ns;
    funcsel <= "001";
    for i in 0 to MYNMAX-1 loop
        wait until rising_edge(rdy);
        wait for 5 ns;
        if (unsigned(fn) /= to_unsigned(myfasit(i), mywidth)) then
            errorcnt := errorcnt +1;
            --assert (unsigned(fn) = to_unsigned(myfasit(i),mywidth))
report "Fibonacci number " & integer'image(i) & " incorrect @ time: "
& time'image(now) &
             " Expected " & natural'image(myfasit(i)) & " Actual " &
natural'image(to_integer(unsigned(fn)))
             severity error;
        end if:
    end loop;
    assert not(errorent = 0)
    report "Passed"
    severity note;
    assert (errorent = 0)
    report "Failed with " & integer'image(errorent) & " errors"
    severity error;
    wait;
  end process;
end testbench;
```

|                   |       | 920.000 |          |       |        |       |      |       |       |          |       |       |      |       | )00 ns |         |       |
|-------------------|-------|---------|----------|-------|--------|-------|------|-------|-------|----------|-------|-------|------|-------|--------|---------|-------|
| Name              | Value | 0 ns    |          | 200 1 | ıs     |       | 4    | 00 ns |       |          | 600 1 | ıs    |      |       | 800 1  | ns ,    |       |
| ₩ rst             | 0     |         |          | T     |        |       |      |       |       |          | _     |       |      |       |        |         |       |
| ⊞ dk              | 0     |         | annannan | donno | 100000 |       | nndr |       | nnnn  | nnnnnn   | nann  |       | nnnn | 10000 | 10000  | annnan  |       |
| <sup>1</sup> Indy | 1     |         |          |       |        |       |      |       |       |          |       |       |      | П     |        |         |       |
| M inum[7:0]       | 19    | 0       | X 1      | (2)   | 3 X 4  | (5)   | 6    | 7 (8  | 9     | 10 / 11  | (12)  | 13)(1 | 4)(1 | 5)(16 | (17)   | (18)(19 | (20)( |
| ₹ fn[15:0]        | 4181  | 0       | X        | 1     | X 2 X  | 3 / 5 | X    | X13 X | 21 (3 | 4 X 55 X | 9 🗸 🛭 | χo    | (0)  |       | Þ X r  | XOX     | 1XX   |







## Oppgave 11e)

```
tristate_buffer:
process (nwe,wdata)
begin
  if nwe = '0' then
   data <= wdata;
  else
    data <= (others => 'Z');
  end if;
end process;
addressmultiplexer:
process (waddr, raddr, waddr sel)
begin
 addr <= raddr;
 if waddr_sel = '1' then
   addr <=waddr;
 end if;
end process;
```