#### INF3430/INF4431 H2017.

## Fasit oppgavene 1-5 og 9-10:

Oppgave	A	В	С	D	E
1			х		
2		х	х	х	х
3		х		х	
4				х	
5			х	х	х
9			х		
10	X*				X*

# Kommentar til oppgave 10:

Vi har valgt å la de som har oppgitt enten alternativ A (dvs. 51) eller alternativ E (dvs. 69) få poeng i oppgave 10. De som har oppgitt feil eller unnlatt å besvare oppgaven 10 vil <a href="IKKE">IKKE</a> få minus poeng. Se fasit for oppgave 8 for begrunnelse.

# Oppgave 6)

```
end entity arbitrary sequence gen;
architecture rtl of arbitrary sequence gen is
         state type is (VALUE1, VALUE2, VALUE3, VALUE4, VALUE5, VALUE6,
  type
VALUE7);
  signal present state, next state : state type;
begin
  --stateregister
  STATE REG :
  process (rst, clk) is
 begin
   if rst = '1' then
     present_state <= VALUE1;</pre>
    elsif rising edge(clk) then
      present state <= next state;
    end if;
  end process state reg;
  --Nextstate logic and output logic
  COMB :
  process (present state, run) is
  begin
    -- Set default next state to current state
    next state <= present state;
    case present state is
      when VALUE1 =>
        q \le "100"; -- i.e. 4
        if run='1' then
         next state <= VALUE2;
        end if;
      when VALUE2 =>
        q <= "010"; -- i.e. 2
        if run='1' then
         next state <= VALUE3;</pre>
        end if;
      when VALUE3 =>
        q <= "101"; -- i.e. 5
        if run='1' then
          next state <= VALUE4;</pre>
        end if;
      when VALUE4 =>
        q <= "110";
                    -- i.e. 6
        if run='1' then
         next state <= VALUE5;
        end if;
     when VALUE5 =>
        q \le "111"; -- i.e. 7
```

```
if run='1' then
          next state <= VALUE6;
        end if;
      when VALUE6 =>
        q \le "011"; -- i.e. 3
        if run='1' then
          next state <= VALUE7;</pre>
        end if;
      when VALUE7 =>
        q <= "001";
                      -- i.e. 1
        if run='1' then
          next state <= VALUE1;</pre>
        end if;
    end case;
  end process COMB;
end architecture rtl:
```

#### -- Det er ikke krav om testbenk i besvarelsen

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity tb arbitrary sequence gen is
  -- empty;
end tb_arbitrary_sequence_gen;
architecture beh of tb arbitrary sequence gen is
  component arbitrary sequence gen
    port (
      rst : in std logic;
      clk: in std logic;
      run : in std logic;
      q : out std_logic_vector(2 downto 0));
  end component;
  signal rst : std_logic;
  signal clk : std logic:= '0';
  signal run : std logic;
  signal q : std logic vector(2 downto 0);
begin
  arbitrary sequence gen 0: arbitrary sequence gen
    port map (
      rst => rst,
      clk => clk,
      run => run,
        => q);
```

```
-- Clock and reset generation
  clk <= not clk after 10 ns;
  rst <= '1', '0' after 20 ns;
  P_TEST: process
 begin
   run <= '0';
   wait until falling edge(rst);
   wait for 40 ns;
    run <= '1';
   wait for 200 ns;
   run <= '0';
   wait for 40 ns;
   run <= '1';
   wait for 200 ns;
   run <= '0';
   wait for 20 ns;
   wait;
  end process;
end beh;
```

## Oppgave 7)

I oppgave 7 var det ved en feil ikke blitt oppgitt funksjonen til signalet run. Det vil derfor ikke bli trukket noen poeng hvis run ikke har blitt brukt i løsningen.

Load av ny seed kan enten gjøres som vist i fasiten eller alternativt brukes med en gang uten «else» statementet ettersom det heller ikke var oppgitt i oppgaven.

```
library ieee;
use ieee.std logic 1164.all;
```

```
entity lfsr is
 port
    (rst : in std logic;
    clk : in std logic;
    load : in std logic;
    seed : in std_logic_vector(2 downto 0);
    run : in std logic;
         : out std_logic_vector(2 downto 0);
    err : out std logic);
end entity lfsr;
architecture rtl of lfsr is
 -- Shift register
 signal q i : std logic vector(2 downto 0);
begin
 process (rst, clk) is
   variable feedback : std logic;
 begin
   if rst = '1' then
     q i <= "100";
     err <= '0';
   elsif rising edge(clk) then
     if load='1' then
       if seed="000" then
         err <= '1';
       else
         err <= '0';
       end if;
       q i <= seed;
     else
        if run='1' then
         feedback := q i(0) xor q i(1);
         q i <= feedback & q i(2 downto 1);
       end if;
     end if:
   end if;
 end process;
 -- Concurrent output statements
 q <= q i;
end architecture rtl;
```

#### -- Det er ikke krav om testbenk i besvarelsen

library ieee;

```
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity tb lfsr is
 -- empty;
end tb_lfsr;
architecture beh of tb lfsr is
  component lfsr
   port (
     rst : in std logic;
      clk : in std logic;
      load : in std_logic;
      seed : in std_logic_vector(2 downto 0);
     run : in std logic;
     q : out std logic vector(2 downto 0);
      err : out std_logic);
  end component;
  signal rst : std_logic;
  signal clk : std logic:= '0';
  signal load : std logic;
  signal seed : std logic vector(2 downto 0);
  signal run : std logic;
  signal q : std_logic_vector(2 downto 0);
  signal err : std logic;
begin
  lfsr 0: lfsr
   port map (
     rst => rst,
     clk => clk,
     load => load,
      seed => seed,
     run => run,
     q \Rightarrow q,
      err => err);
  -- Clock and reset generation
  clk <= not clk after 10 ns;
  rst <= '1', '0' after 20 ns;
  P TEST: process
  begin
    load <= '0';
    seed <= (others => '0');
    run <= '0';
   wait until falling edge(rst);
```

```
wait for 40 ns;
   load <= '1';
    seed <= "100";
   wait for 20 ns;
   load <= '0';
    seed <= "000";
   wait for 20 ns;
   run <= '1';
   wait for 200 ns;
   run <= '0';
   wait for 40 ns;
   run <= '1';
   wait for 200 ns;
   run <= '0';
   wait for 20 ns;
   load <= '1';
    seed <= "000";
   wait until rising_edge(err);
   wait for 20 ns;
   load <= '0';
    seed <= "000";
   wait for 40 ns;
   load <= '1';
    seed <= "100";
   wait for 20 ns;
   load <= '0';
   seed <= "000";
   wait for 20 ns;
   run <= '1';
   wait for 100 ns;
   run <= '0';
   wait for 40 ns;
   wait;
 end process;
end beh;
```

#### Oppgave 8)

I oppgaven kom antall pipelinetrinn for dårlig frem. Derfor blir det flere løsningen hvor det enten kan utføres 2 addisjoner i første pipelinetrinn og deretter en addisjon og en større enn operasjon i neste pipelinetrinn, eller det er også mulig å tolke oppgaven slik at i første pipelinetrinn utføres 2 addisjoner i parallell, deretter en addisjon i neste pipelinetrinn og i tredje pipelinetrinn utføres større enn operasjonen.

Oppgaven kan enten løses med 1 prosess eller med 3 prosesser.

Det er mulig å la alle pipeline registrene i VHDL koden være på 18 bit (dvs. 17 downto 0). Da vil syntese verktøyet til Vivado fjerne/optimalisere bort unødvendige registre (dvs. 2) slik at antall registere/flip-flop i oppgave 10 blir 51 (pga. 17+17+16+1=51) for 2 pipeline løsningen og 69 (pga. 17+17+18+16+1=69) for 3 pipeline løsningen.

Vi har valgt å la de som har oppgitt enten 51 eller 69 få poeng i oppgave 10. De som har oppgitt feil eller unnlatt å besvare oppgaven 10 vil IKKE få minus poeng.

## Løsning med 3 pipelinetrinn:

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity compute is
   port
      (rst : in std_logic;
      clk : in std_logic;
      a : in std_logic_vector(15 downto 0);
      b : in std_logic_vector(15 downto 0);
      c : in std_logic_vector(15 downto 0);
      d : in std_logic_vector(15 downto 0);
      result : out std_logic_vector(15 downto 0);
      max : out std_l
```

```
use ieee.numeric std.all;
architecture pipelined rtl of compute is
  signal ab tmp : unsigned(16 downto 0);
  signal cd tmp : unsigned(16 downto 0);
  signal result i : unsigned(17 downto 0);
begin
  process (rst, clk) is
  begin
   if rst = '1' then
      ab_tmp <= (others => '0');
cd_tmp <= (others => '0');
      result i <= (others => '0');
      result <= (others => '0');
      max
               <= '0';
    elsif rising edge(clk) then
      ab tmp \leq unsigned('0' & a) + unsigned('0' & b);
              <= unsigned('0' & c) + unsigned('0' & d);
      cd tmp
      result i <= ('0' & ab tmp) + ('0' & cd tmp);
      if result i>"00111111111111111" then
        result <= (others => '1');
               <= '1';
       max
      else
        result <= std logic vector(result i(15 downto 0));
               <= '0':
        max
      end if;
    end if;
  end process;
end architecture pipelined rtl;
```

#### Alternativ løsning med 3 prosesser og 3 pipelinetrinn:

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
architecture pipelined2_rtl of compute is
    signal ab_tmp : unsigned(16 downto 0);
    signal cd_tmp : unsigned(16 downto 0);
    signal result_i : unsigned(17 downto 0);
begin
    process (rst, clk) is
```

```
begin
    if rst = '1' then
      ab tmp <= (others => '0');
      cd tmp <= (others => '0');
    elsif rising edge(clk) then
      ab tmp <= unsigned('0' & a) + unsigned('0' & b);
      cd tmp <= unsigned('0' & c) + unsigned('0' & d);</pre>
   end if;
  end process;
  process (rst, clk) is
  begin
   if rst = '1' then
      result i <= (others => '0');
   elsif rising_edge(clk) then
      result i \le ('0' \& ab tmp) + ('0' \& cd tmp);
    end if:
  end process;
  process (rst, clk) is
  begin
    if rst = '1' then
     result <= (others => '0');
     max <= '0';
    elsif rising edge(clk) then
      if result \overline{i}>"00111111111111111" then
        result <= (others => '1');
        max
              <= '1':
      else
       result <= std logic vector(result i(15 downto 0));
       max
               <= '0';
      end if;
    end if;
  end process;
end architecture pipelined2 rtl;
```

## Alternativ løsning med 3 pipelinetrinn:

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
architecture pipelined3_rtl of compute is
    signal ab_tmp : unsigned(17 downto 0);
    signal cd_tmp : unsigned(17 downto 0);
    signal result i : unsigned(17 downto 0);
```

```
begin
  process (rst, clk) is
  begin
    if rst = '1' then
      ab_tmp <= (others => '0');
cd_tmp <= (others => '0');
      result_i <= (others => '0');
      result <= (others => '0');
               <= '0';
    elsif rising edge(clk) then
      ab tmp \leq unsigned("00" & a) + unsigned("00" & b);
              <= unsigned("00" & c) + unsigned("00" & d);
      result i <= ab tmp + cd tmp;
      if result i>"0011111111111111111" then
        result <= (others => '1');
        max
               <= '1';
      else
        result <= std logic vector(result i(15 downto 0));
              <= '0';
      end if:
```

end architecture pipelined3 rtl;

end if;
end process;

## Alternativ løsning med 2 pipelinetrinn:

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
architecture pipelined4_rtl of compute is
  signal ab tmp : unsigned(16 downto 0);
 signal cd tmp : unsigned(16 downto 0);
begin
 process (rst, clk) is
   variable result i : unsigned(17 downto 0);
 begin
    if rst = '1' then
     ab tmp <= (others => '0');
     cd tmp <= (others => '0');
     result <= (others => '0');
              <= '0';
     max
   elsif rising_edge(clk) then
```

## Alternativ løsning med 2 pipelinetrinn:

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
architecture pipelined5 rtl of compute is
 signal ab tmp : unsigned(17 downto 0);
 signal cd tmp : unsigned(17 downto 0);
begin
 process (rst, clk) is
   variable result i : unsigned(17 downto 0);
 begin
   if rst = '1' then
     ab tmp <= (others => '0');
     cd tmp <= (others => '0');
     result <= (others => '0');
              <= '0';
     max
   elsif rising edge(clk) then
     ab_tmp <= unsigned("00" & a) + unsigned("00" & b);
             <= unsigned("00" & c) + unsigned("00" & d);
     result i := ab tmp + cd tmp;
      if result i>"001111111111111111" then
       result <= (others => '1');
       max
              <= '1';
     else
       result <= std logic vector(result i(15 downto 0));
             <= '0';
     end if:
   end if;
 end process;
```

#### -- Det er ikke krav om testbenk i besvarelsen

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity tb compute is
  -- empty;
end tb compute;
architecture beh of tb compute is
  component compute
    port (
            : in std logic;
      rst
            : in std logic;
             : in std_logic_vector(15 downto 0);
             : in std_logic_vector(15 downto 0);
             : in std_logic_vector(15 downto 0);
            : in std logic vector(15 downto 0);
      result : out std logic vector(15 downto 0);
     max : out std_logic);
  end component;
  signal rst
             : std_logic;
  signal clk : std_logic:= '0';
  signal a : std_logic_vector(15 downto 0);
  signal b
               : std logic vector(15 downto 0);
  signal c
               : std logic vector(15 downto 0);
 signal d : std_logic_vector(15 downto 0);
signal result : std_logic_vector(15 downto 0);
  signal max : std logic;
begin
  compute 0: compute
    port map (
     rst => rst,
      clk
            => clk,
            => a,
            => b,
      С
            => c,
      d
           => d,
      result => result,
     max => max);
  -- Clock and reset generation
  clk <= not clk after 10 ns;
```

```
rst <= '1', '0' after 20 ns;
P TEST: process
begin
 a <= (others => '0');
 b <= (others => '0');
 c <= (others => '0');
 d <= (others => '0');
 wait until falling edge(rst);
 wait for 40 ns;
 a \le x"0001";
 b <= x"0002";
 c <= x"0003";
 d <= x"0004";
 wait for 100 ns;
 a \le x"0105";
 b <= x"0206";
 c \le x"0307";
 d \le x"0408";
 wait for 100 ns;
 a <= x"FFFF";
 b \le x"0000";
 c <= x"0001";
 d <= x"0000";
 wait until rising edge (max);
 wait for 90 ns;
 a <= x"FFFF";
 b <= x"FFFF";
 c <= x"FFFF";
 d <= x"FFFF";
 wait for 100 ns;
 a \le x"0111";
 b \le x"0222";
 c <= x"0333";
 d \le x''0444'';
 wait for 100 ns;
 wait;
```

end process;

end beh;