Write up- Lab7 Simranpreet Kaur June 3, 2022 Lab Section C

Objective:

The objective of this lab was to design and implement a game called Frog Frenzy where the frog can jump over or dive under the randomly generated plants to get points on the Basys3 Board.

Methods and Design:

In order to complete this lab, I imported many old modules from previous labs and also built new modules which include:

- Frog machine: This is my overall state machine that controls the whole game to indicate what needs to be done at which state throughout the game
- CountUD10L: 10-bit counter that counts up and down used multiple times in the game
- VGA: this module controls all my display in the active region and logic for water gradient, and plant randomization
- Ring counter, LFSR, hex 7 seg, selector are used from the previous labs

Top Level:

In my top level, I called all the modules that needed to be connected and made wires for all their outputs. In my top level, I also included the anode logic where I had to make sure that the board only displays the score counting up every time my frog dodges a plant and the two seconds logic. The two seconds logic is used for the frog to wait and blink for two seconds before starting the game.

VGA:

The VGA module is very important to my lab since it has the most important logic that creates active regions for my game and displays each part on the monitor. Each item created in the game is defined with boundaries and then the colors are put within those boundaries using the RGB hex values. The water needed to be a gradient lake where the water starts off as a lighter color but becomes a darker blue as it goes down the screen. In this module I also handled the plant randomization where each plant had to reset back on the screen at a new position to make the game harder to win. In order to do this, we used the previous LFSR module from lab6.

Frog Machine:

This module includes my state machine which has 8 states: Idle, Go, Start, Up, Down, Down from Up, Up from Down, Death. The game remains in the idle state until button C is pressed on

the board which causes the game to go to the Go state. The game remains in that state until 2 seconds have passed and then the game Starts from where you can press button U or button D to make the frog move up and down. When you go to either Up or Down state, the frog stays in that state until you pass 96 frames. Depending on whether you were in the Up or Down state, the frog has to come back to the center from both ways. All states except Go and Idle can lead to the death state since the frog can collide with the plant at any time during those states. In order to go back to the Go state, you have to press btnC to start the game again and keep track of a new score.

State Machine Equations:

```
D[0] = (Q[0] & ~btnC);

D[1] = (Q[0] & btnC) | (Q[7] & btnC) | (Q[1] & ~two_secs);

D[2] = (Q[1] & two_secs) | (Q[2] & (~btnD & ~btnU & ~collide)) | (Q[5] & count_output == 10'd32) | (Q[6] & count_output == 10'd32);

D[3] = (Q[2] & btnU) | (Q[3] & count_output != 10'd32 & ~collide);


D[4] = (Q[2] & btnD) | (Q[4] & count_output != 10'd32 & ~collide);

D[5] = (Q[3] & count_output == 10'd32) | (Q[5] & count_output != 10'd32 & ~collide);


D[6] = (Q[4] & count_output == 10'd32) | (Q[6] & count_output != 10'd32 & ~collide);

D[7] = ((Q[2] & collide) | (Q[3] & collide) | (Q[4] & collide) | (Q[5] & collide) | (Q[6] & collide) | (Q[6] & collide) |
```

State Machine Diagram:



The diagram below shows how all my main modules (VGA and Frog State Machine) are connected in the top module.




Results:


Testing and Simulation:

To debug and test my code, I built a simulation for my top module and for my state machine to avoid small errors that may take a while to debug. While creating this game, I kept having trouble with resetting my plants in a new frame for the frog to keep playing. After debugging my code I realized I was resetting each plant at its initial position every frame instead of randomizing after every frame.

Simulation for Top Module:



Design Timing and Clock Summaries




Q			
Name	Waveform	Period (ns)	Frequency (MHz)
<pre>v sys_clk_pin</pre>	{0.000 5.000}	10.000	100.000
clk_out1_clk_wiz_0	{0.000 20.000}	40.000	25.000
clkfbout_clk_wiz_0	{0.000 5.000}	10.000	100.000

Conclusion:

In conclusion, this game in my opinion was the hardest lab of this class since we had to create our own design without any top module diagram given and we had to learn how to work with the VGA monitors. I learned how game visuals are displayed on monitors since I didn't know that each item needs its own active region that has to individually move. After creating this simple game, I realized how difficult it is to give characters and backgrounds so much detail in the games most people play nowadays. It is really hard to make an item move smoothly without creating a static visual since you have to be consistent with how many pixels you can move in one frame.

Appendix:




```
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 04/21/2022 01:43:56 PM
// Design Name:
// Module Name: countUD4L
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module countUD10L(
  input clk,
  input enable,
  input R,
  output [9:0] Q
  //output UTC,
  //output DTC
  );
  wire [9:0] U;
  //assign UTC = Q[0] & Q[1] & Q[2] & Q[3] & Q[4] & Q[5] & Q[6] &
Q[7] \& Q[8] \& Q[8];
```

```
//assign DTC = ~Q[0] & ~Q[1] & ~Q[2] & ~Q[3] & ~Q[4] & ~Q[5] &
\sim Q[6] \& \sim Q[7] \& \sim Q[8] \& \sim Q[9];
   FDRE \#(.INIT(1'b0)) Q0 FF (.C(clk), .R(R), .CE(enable),
.Q(Q[0]), .D(U[0]);
   FDRE \#(.INIT(1'b0)) Q1 FF (.C(clk), .R(R), .CE(enable),
.Q(Q[1]), .D(U[1]);
   FDRE \#(.INIT(1'b0)) Q2 FF (.C(clk), .R(R), .CE(enable),
.Q(Q[2]), .D(U[2]);
   FDRE \#(.INIT(1'b0)) Q3_FF (.C(clk), .R(R), .CE(enable),
.Q(Q[3]), .D(U[3]));
   FDRE \#(.INIT(1'b0)) Q4 FF (.C(clk), .R(R), .CE(enable),
.Q(Q[4]), .D(U[4]));
   FDRE \#(.INIT(1'b0)) Q5 FF (.C(clk), .R(R), .CE(enable),
.Q(Q[5]), .D(U[5]);
   FDRE \#(.INIT(1'b0)) Q6 FF (.C(clk), .R(R), .CE(enable),
.Q(Q[6]), .D(U[6]);
   FDRE \#(.INIT(1'b0)) Q7 FF (.C(clk), .R(R), .CE(enable),
.Q(Q[7]), .D(U[7]);
   FDRE \#(.INIT(1'b0)) Q8 FF (.C(clk), .R(R), .CE(enable),
.Q(Q[8]), .D(U[8]);
   FDRE \#(.INIT(1'b0)) Q9 FF (.C(clk), .R(R), .CE(enable),
.Q(Q[9]), .D(U[9]));
   // increment
   assign U[0] = Q[0] ^ enable;
   assign U[1] = Q[1] ^ (Q[0] \& enable);
                                                         // Q[1]
XOR Q[0]
   assign U[2] = Q[2] ^ (Q[1] & Q[0] & enable);
                                                         //Q[2]
XOR (Q[1] AND Q[0])
   XOR (Q[1] AND Q[0] AND Q[3])
   assign U[4] = Q[4] ^ (Q[3] & Q[2] & Q[1] & Q[0] & enable);
   assign U[5] = Q[5] ^ (Q[4] & Q[3] & Q[2] & Q[1] & Q[0] &
enable);
   assign U[6] = Q[6] ^ (Q[5] & Q[4] & Q[3] & Q[2] & Q[1] & Q[0] &
enable);
```

```
assign U[7] = Q[7] ^ (Q[6] & Q[5] & Q[4] & Q[3] & Q[2] & Q[1] &
Q[0] \& enable);
   assign U[8] = Q[8] ^ (Q[7] & Q[6] & Q[5] & Q[4] & Q[3] & Q[2] &
Q[1] \& Q[0] \& enable);
   assign U[9] = Q[9] ^ (Q[8] \& Q[7] \& Q[6] \& Q[5] \& Q[4] \& Q[3] &
Q[2] \& Q[1] \& Q[0] \& enable);
    //decrement
    //assign D[0] = Q[0] ^ enable;
    //assign D[1] = Q[1] ^ (~Q[0] & enable);
      // Q[1] XOR Q[0]
    //assign D[2] = Q[2] ^ (~Q[1] & ~Q[0] & enable);
      // Q[2] XOR (Q[1] AND Q[0])
    //assign D[3] = Q[3] ^ (~Q[2] & ~Q[1] & ~Q[0] & enable);
      // Q[3] XOR (Q[1] AND Q[0] AND Q[3])
    //assign D[4] = Q[4] ^ (~Q[3] & ~Q[2] & ~Q[1] & ~Q[0] &
enable);
    //assign D[5] = Q[5] ^ (~Q[4] & ~Q[3] & ~Q[2] & ~Q[1] & ~Q[0] &
enable);
    //assign D[6] = Q[6] ^ (~Q[5] & ~Q[4] & ~Q[3] & ~Q[2] & ~Q[1] &
\sim Q[0] \& enable);
   //assign D[7] = Q[7] ^ (~Q[6] & ~Q[5] & ~Q[4] & ~Q[3] & ~Q[2] &
\sim Q[1] \& \sim Q[0] \& enable);
   //assign D[8] = Q[8] ^ (~Q[7] & ~Q[6] & ~Q[5] & ~Q[4] & ~Q[3] &
\sim Q[2] \& \sim Q[1] \& \sim Q[0] \& enable);
   //assign D[9] = Q[9] ^ (~Q[8] & ~Q[7] & ~Q[6] & ~Q[5] & ~Q[4] &
\sim Q[3] \& \sim Q[2] \& \sim Q[1] \& \sim Q[0] \& enable);
```

endmodule




```
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 04/21/2022 01:43:56 PM
// Design Name:
// Module Name: countUD4L
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module frog counter(
  input clk,
  input enable,
  input R,
  input [9:0] offset frog,
  output [9:0] Q
  //output UTC,
  //output DTC
   );
  wire [9:0] U;
  //assign UTC = Q[0] & Q[1] & Q[2] & Q[3] & Q[4] & Q[5] & Q[6] &
```

```
Q[7] \& Q[8] \& Q[8];
   //assign DTC = ~Q[0] & ~Q[1] & ~Q[2] & ~Q[3] & ~Q[4] & ~Q[5] &
\sim Q[6] \& \sim Q[7] \& \sim Q[8] \& \sim Q[9];
   FDRE \#(.INIT(1'b0)) Q0 FF (.C(clk), .R(R), .CE(enable),
.Q(Q[0]), .D(U[0]);
   FDRE \#(.INIT(1'b0)) Q1 FF (.C(clk), .R(R), .CE(enable),
.Q(Q[1]), .D(U[1]);
   FDRE \#(.INIT(1'b0)) Q2 FF (.C(clk), .R(R), .CE(enable),
.Q(Q[2]), .D(U[2]);
   FDRE \#(.INIT(1'b0)) Q3 FF (.C(clk), .R(R), .CE(enable),
.Q(Q[3]), .D(U[3]));
   FDRE \#(.INIT(1'b0)) Q4 FF (.C(clk), .R(R), .CE(enable),
.Q(Q[4]), .D(U[4]));
   FDRE \#(.INIT(1'b0)) Q5 FF (.C(clk), .R(R), .CE(enable),
.Q(Q[5]), .D(U[5]);
   FDRE \#(.INIT(1'b0)) Q6 FF (.C(clk), .R(R), .CE(enable),
.Q(Q[6]), .D(U[6]);
   FDRE \#(.INIT(1'b0)) Q7 FF (.C(clk), .R(R), .CE(enable),
.Q(Q[7]), .D(U[7]);
   FDRE \#(.INIT(1'b0)) Q8 FF (.C(clk), .R(R), .CE(enable),
.Q(Q[8]), .D(U[8]);
   FDRE \#(.INIT(1'b0)) Q9 FF (.C(clk), .R(R), .CE(enable),
.Q(Q[9]), .D(U[9]));
   // increment
   assign U[0] = Q[0] ^ enable;
   assign U[1] = Q[1] ^ (Q[0] \& enable);
                                                            // Q[1]
XOR 0[0]
   assign U[2] = Q[2] ^ (Q[1] & Q[0] & enable);
                                                            //Q[2]
XOR (Q[1] AND Q[0])
   assign U[3] = Q[3] ^ (Q[2] & Q[1] & Q[0] & enable);   // Q[3]
XOR (Q[1] AND Q[0] AND Q[3])
   assign U[4] = Q[4] ^ (Q[3] & Q[2] & Q[1] & Q[0] & enable);
   assign U[5] = Q[5] ^ (Q[4] & Q[3] & Q[2] & Q[1] & Q[0] &
enable);
   assign U[6] = Q[6] ^ (Q[5] & Q[4] & Q[3] & Q[2] & Q[1] & Q[0] &
```

```
enable);
    assign U[7] = Q[7] ^ (Q[6] & Q[5] & Q[4] & Q[3] & Q[2] & Q[1] &
Q[0] \& enable);
   assign U[8] = Q[8] ^ (Q[7] & Q[6] & Q[5] & Q[4] & Q[3] & Q[2] &
Q[1] & Q[0] & enable);
   assign U[9] = Q[9] ^ (Q[8] & Q[7] & Q[6] & Q[5] & Q[4] & Q[3] &
Q[2] \& Q[1] \& Q[0] \& enable);
    assign offset frog = Q + Q + Q;
    //decrement
    //assign D[0] = Q[0] ^ enable;
    //assign D[1] = Q[1] ^ (~Q[0] & enable);
      // Q[1] XOR Q[0]
    //assign D[2] = Q[2] ^ (~Q[1] & ~Q[0] & enable);
      // Q[2] XOR (Q[1] AND Q[0])
    //assign D[3] = Q[3] ^ (~Q[2] & ~Q[1] & ~Q[0] & enable);
      // Q[3] XOR (Q[1] AND Q[0] AND Q[3])
    //assign D[4] = Q[4] ^ (~Q[3] & ~Q[2] & ~Q[1] & ~Q[0] &
enable);
    //assign D[5] = Q[5] ^ (~Q[4] & ~Q[3] & ~Q[2] & ~Q[1] & ~Q[0] &
enable);
   //assign D[6] = Q[6] ^ (~Q[5] & ~Q[4] & ~Q[3] & ~Q[2] & ~Q[1] &
\sim Q[0] \& enable);
   //assign D[7] = Q[7] ^ (~Q[6] & ~Q[5] & ~Q[4] & ~Q[3] & ~Q[2] &
\sim Q[1] \& \sim Q[0] \& enable);
   //assign D[8] = Q[8] ^ (~Q[7] & ~Q[6] & ~Q[5] & ~Q[4] & ~Q[3] &
\sim Q[2] \& \sim Q[1] \& \sim Q[0] \& enable);
   //assign D[9] = Q[9] ^ (~Q[8] & ~Q[7] & ~Q[6] & ~Q[5] & ~Q[4] &
\sim Q[3] \& \sim Q[2] \& \sim Q[1] \& \sim Q[0] \& enable);
```

endmodule



```
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 05/22/2022 01:40:01 PM
// Design Name:
// Module Name: frog machine
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module frog machine(
  input clk,
  input btnC,
  input btnU,
  input btnD,
  input btnR,
  input frame,
  input two secs,
  input collide,
  input frog active,
  input lily pad1,
```


```
input lily pad2,
    input lily pad3,
    output idle,
    output go,
    output start,
    output up,
    output down,
    output center fromUp,
    output center fromDown,
    output death,
    output blink
    );
   wire [7:0] D, Q;
    wire [9:0] count output;
    assign idle = Q[0];
    assign go = Q[1];
    assign start = Q[2];
    assign up = Q[3];
    assign down = Q[4];
    assign center from Up = Q[5];
    assign center fromDown = Q[6];
    assign death = Q[7];
    assign blink = (Q[7]) \mid (Q[1]);
   assign D[0] = (Q[0] \& \sim btnC);
    assign D[1] = (Q[0] \& btnC) | (Q[7] \& btnC) | (Q[1] \&
~two secs);
    assign D[2] = (Q[1] \& two secs) | (Q[2] \& (~btnD \& ~btnU \&
\simcollide)) | (Q[5] & count output == 10'd32) | (Q[6] & count output
== 10'd32);
    assign D[3] = (Q[2] \& btnU) | (Q[3] \& count output != 10'd32 &
~collide);
```

```
assign D[4] = (Q[2] \& btnD) | (Q[4] \& count output != 10'd32 &
~collide);
   assign D[5] = (Q[3] \& count output == 10'd32) | (Q[5] &
count_output != 10'd32 & ~collide);
   assign D[6] = (Q[4] \& count output == 10'd32) | (Q[6] &
count output != 10'd32 & ~collide);
   assign D[7] = ((Q[2] \& collide) | (Q[3] \& collide) | (Q[4] \&
collide) | (Q[5] \& collide) | (Q[6] \& collide) | (Q[7] \& ~btnC));
   FDRE #(.INIT(1'b1)) state1 (.C(clk), .CE(1'b1), .Q(Q[0]),
.D(D[0]));
   FDRE #(.INIT(1'b0)) state2 (.C(clk), .CE(1'b1), .Q(Q[1]),
.D(D[1]));
   FDRE #(.INIT(1'b0)) state3 (.C(clk), .CE(1'b1), .Q(Q[2]),
.D(D[2]));
   FDRE #(.INIT(1'b0) ) state4 (.C(clk), .CE(1'b1), .Q(Q[3]),
.D(D[3]));
   FDRE #(.INIT(1'b0)) state5 (.C(clk), .CE(1'b1), .Q(Q[4]),
.D(D[4]);
   FDRE #(.INIT(1'b0) ) state6 (.C(clk), .CE(1'b1), .Q(Q[5]),
.D(D[5]));
   FDRE #(.INIT(1'b0)) state7 (.C(clk), .CE(1'b1), .Q(Q[6]),
.D(D[6]));
   FDRE #(.INIT(1'b0)) state8 (.C(clk), .CE(1'b1), .Q(Q[7]),
.D(D[7]));
   countUD10L frame 96 (.clk(clk), .enable(frame), .R(count output
== 10'd32 | (Q[2])), .Q(count output));
```

endmodule

```
//
                     input clk,
//
                     input btnC,
//
                     input btnU,
//
                     input btnD,
//
                     input btnR,
//
                     input frame,
//
                     output idle,
//
                     output start,
//
                     output up,
//
                     output down,
//
                     output center fromUp,
//
                     output center fromDown
//
                     );
                    wire [5:0] D, Q;
//
//
                    wire [9:0] count output;
//
                    assign idle = Q[0];
//
                     assign start = Q[1];
//
                    assign up = Q[2];
//
                    assign down = Q[3];
//
                    assign center from Up = Q[4];
//
                    assign center from Down = Q[5];
//
          assign D[0] = (Q[0] \& \sim btnC);
//
            assign D[1] = (Q[0] \& btnC) | (Q[1] \& (~btnD \& ~btnU)) |
(Q[4] \& (count output == 10'd32)) | (Q[5] \& (count output == 10'd32)) | (Q[5] \& (count output == 10'd32)) | (Q[5] & (count output == 10'
10'd32));
// assign D[2] = (Q[1] & btnU) | (Q[2] & (count output !=
10'd32));
// assign D[3] = (Q[1] & btnD) | (Q[3] & (count output !=
10'd32));
//
                    assign D[4] = (Q[2] \& (count output == 10'd32)) | (Q[4] &
(count output != 10'd32));
```

```
// assign D[5] = (Q[3] & (count output == 10'd32)) | (Q[5] &
(count output != 10'd32));
// FDRE #(.INIT(1'b1) ) state1 (.C(clk), .CE(1'b1), .Q(Q[0]),
.D(D[0]));
// FDRE #(.INIT(1'b0) ) state2 (.C(clk), .CE(1'b1), .Q(Q[1]),
.D(D[1]));
// FDRE \#(.INIT(1'b0)) state3 (.C(clk), .CE(1'b1), .Q(Q[2]),
.D(D[2]));
// FDRE #(.INIT(1'b0) ) state4 (.C(clk), .CE(1'b1), .Q(Q[3]),
.D(D[3]));
// FDRE \#(.INIT(1'b0)) state5 (.C(clk), .CE(1'b1), .Q(Q[4]),
.D(D[4]));
// FDRE \#(.INIT(1'b0)) state6 (.C(clk), .CE(1'b1), .Q(Q[5]),
.D(D[5]));
// countUD10L frame 96 (.clk(clk), .enable(frame),
.R(count output == 10'd32 \mid (Q[1])), .Q(count output));
//endmodule
```




```
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 05/19/2022 01:03:38 PM
// Design Name:
// Module Name: top mod
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module top mod(
  input clkin,
  input btnC,
  input btnU,
  input btnD,
  input btnR,
  input reset,
  input [9:0] x,
  input [9:0] y,
  input [15:0] sw,
  output HS,
  output VS,
```

```
output [3:0] vgaRed,
output [3:0] vgaBlue,
output [3:0] vgaGreen,
output [6:0] seg,
output [3:0] an,
output [15:0] led,
output dp
);
wire clk;
wire digsel;
wire [3:0] sel wire;
wire [6:0] seg wire;
wire [3:0] ring wire;
wire [15:0] sel input;
wire idle wire;
wire start wire;
wire go wire;
wire up wire;
wire down wire;
wire cfu wire;
wire cfd wire;
wire death wire;
wire btnd wire;
wire btnu wire;
wire btnc wire;
wire btnr wire;
assign led[0] = idle wire;
assign led[1] = go_wire;
assign led[2] = start wire;
assign led[3] = up_wire;
assign led[4] = down wire;
assign led[5] = cfu wire;
```

```
assign led[6] = cfd wire;
   assign led[7] = death wire;
   wire HS wire;
   wire VS wire;
   wire frame;
   wire collide;
   wire blink;
   wire two secs;
   wire [11:0] frame two;
   wire [9:0] movefrog wire;
   wire [9:0] display counter;
   wire score;
   wire split;
   countUD10L two time (.clk(clk), .enable(frame & go wire),
.R(btnR | start wire), .Q(frame two));
   assign two secs = frame two[7];
   FDRE #(.INIT(1'b0)) sync D (.C(clk), .CE(1'b1), .Q(btnd wire),
.D(btnD));
   FDRE #(.INIT(1'b0)) sync U (.C(clk), .CE(1'b1), .Q(btnu wire),
.D(btnU));
   FDRE #(.INIT(1'b0)) sync R (.C(clk), .CE(1'b1), .Q(btnr wire),
.D(btnR));
   FDRE #(.INIT(1'b0)) sync C (.C(clk), .CE(1'b1), .Q(btnc wire),
.D(btnC));
   assign an = \sim (death wire ? ring wire & {4{split}}} : ring wire);
   assign seg = seg wire;
   assign dp = 1'b1;
   vga control (.clk(clk), .VS(VS), .HS(HS), .vgaRed(vgaRed),
.vgaBlue(vgaBlue), .vgaGreen(vgaGreen), .btnC(btnC), .btnD(btnD),
.btnU(btnU), .btnR(btnR), .idle(idle wire), .start(start wire),
.up(up wire), .down(down wire), .center fromUp(cfu wire),
```

```
.center fromDown(cfd wire), .frameBound wire(frame),
.collide(collide), .blink(blink), .death(death wire), .go(go wire),
.score(score), .split(split), .led(led[15]));
   frog machine frog (.clk(clk), .btnC(btnc wire),
.btnD(btnd wire), .btnU(btnu wire), .btnR(btnr wire),
.idle(idle wire), .start(start wire), .go(go wire), .up(up wire),
.down(down wire), .center fromUp(cfu wire),
.center fromDown(cfd wire), .collide(collide), .death(death wire),
.frame(frame), .lily pad1(lily pad1), .lily pad2(lily pad2),
.lily pad3(lily pad3), .frog active(frog active),
.two secs(two secs), .blink(blink));
   lab7 clks not so slow (.clkin(clkin), .greset(btnR), .clk(clk),
.digsel(digsel));
   hex7seg hex (.n(sel wire), .seg(seg wire));
   ring_counter rc (.Advance(digsel), .clk(clk), .out(ring wire));
   selector sel (.N(display counter), .sel(ring wire),
.H(sel wire));
   countUD10L display (.clk(clk), .enable(score & frame), .R(btnC
| btnR), .Q(display counter));
endmodule
```



```
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 05/19/2022 12:38:28 PM
// Design Name:
// Module Name: vga
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module vga(
  input clk,
  input btnL,
  input btnC,
  input btnU,
  input btnD,
  input btnR,
  input idle,
  input start,
  input up,
  input down,
  input center fromUp,
```

```
input center fromDown,
input death,
input go,
output led,
output HS,
output VS,
output [3:0] vgaRed, // 4 bit colors (12 in total)
output [3:0] vgaBlue,
output [3:0] vgaGreen,
output frameBound wire,
output lily pad1,
output lily pad2,
output lily pad3,
output frog active,
output collide,
output blink,
output score,
output split,
output [9:0] movefrog wire
);
wire [9:0] out h;
wire [9:0] out v;
wire active;
assign frameBound wire = out h == 10'd642 \& out v == 10'd482;
wire water;
wire [3:0] deep blue;
wire [9:0] compute diff;
wire [9:0] plant out;
wire [9:0] blink out;
wire [9:0] offset frog;
```

```
assign VS = out v < 10'd489 | out v > 10'd490;
   assign HS = out h < 10'd655 \mid out h > 10'd750;
   assign active = out h \le 10'd639 \& out v \le 10'd479;
   assign compute diff = (out v - 10'd240);
   assign deep blue = (4'hf - compute diff[7:4]);
   assign water = out v \ge 10'd240 & out h \le 10'd639;
   wire [9:0] upper bound;
   wire [9:0] lower bound;
   wire [9:0] frog left;
   wire [9:0] frog right;
   wire [9:0] wire up u;
   wire [9:0] wire up d;
   wire [9:0] wire down u;
   wire [9:0] wire down d;
   wire [9:0] death down u;
   wire [9:0] death up u;
   wire [9:0] death down d;
   wire [9:0] death up d;
   wire [4:0] hold state;
   wire keep frog;
   assign upper bound = 10'd232;
   assign lower bound = 10'd248;
   assign frog left = 10'd120;
   assign frog right = 10'd136;
   //up and center from up states
   assign wire up u = (hold state[1])? upper bound - offset frog
: hold state[3] ? ((upper bound + offset frog) - 10'd96):
upper bound;
   assign wire up d = (hold state[1]) ? lower bound - offset frog
: hold state[3] ? ((lower bound + offset frog) - 10'd96):
lower bound;
```

```
//down and center from down state
   assign wire down u = (hold state[2]) ? upper bound +
offset frog : hold state[4] ? ((upper bound - offset frog) +
10'd96): upper bound;
   assign wire down d = (hold state[2]) ? lower bound +
offset frog : hold state[4] ? ((lower_bound - offset_frog) +
10'd96): lower bound;
     FDRE #(.INIT(1'b0)) hold1 (.C(clk), .CE(start), .R(up | down
| center fromUp | center fromDown), .Q(hold state[0]), .D(start));
     FDRE #(.INIT(1'b0)) hold2 (.C(clk), .CE(up), .R(start | go |
down | center fromUp | center fromDown), .Q(hold state[1]),
.D(up));
     FDRE #(.INIT(1'b0)) hold3 (.C(clk), .CE(down), .R(start | up
| go | center fromUp | center fromDown), .Q(hold state[2]),
.D(down));
     FDRE #(.INIT(1'b0)) hold4 (.C(clk), .CE(center fromUp),
.R(start | up | down | go | center fromDown), .Q(hold state[3]),
.D(center fromUp));
     FDRE #(.INIT(1'b0)) hold5 (.C(clk), .CE(center fromDown),
.R(start | up | down | center fromUp | go), .Q(hold state[4]),
.D(center_fromDown));
   assign frog active =
    (hold state[1] | hold state[3]) ? (out h \le 10'd136 \& out h >
10'd120 & out v >= wire up u & out v < wire up d)
    : (hold state[2] | hold state[4]) ? (out h < 10'd136 \& out h >
10'd120 & out v \ge wire down u & out <math>v < wire down d)
    : (out h < 10'd136 & out h > 10'd120 & out v >= upper bound &
out v < lower bound);
   //Random height logic
   wire [3:0] lfsr out, pause lfsr1, pause lfsr2, pause lfsr3;
   wire gameplay;
   assign gameplay = start | up | down | center fromUp |
center fromDown;
```

```
rng lfsr (.clk(clk), .Q(lfsr out));
   FDRE #(.INIT(1'b0)) ff1 (.C(clk), .CE(gameplay & plant out <
10'd88 & plant out > 10'd84), .D(lfsr out[0]), .Q(pause lfsr1[0]));
   FDRE #(.INIT(1'b0) ) ff2 (.C(clk), .CE(gameplay & plant out <
10'd88 & plant out > 10'd84), .D(lfsr out[1]), .Q(pause lfsr1[1]));
   FDRE #(.INIT(1'b0) ) ff3 (.C(clk), .CE(gameplay & plant out <
10'd88 & plant out > 10'd84), .D(lfsr out[2]), .Q(pause lfsr1[2]));
   FDRE #(.INIT(1'b0)) ff4 (.C(clk), .CE(gameplay & plant out <
10'd88 & plant out > 10'd84), .D(lfsr out[3]), .Q(pause lfsr1[3]));
   FDRE #(.INIT(1'b0) ) ff12 (.C(clk), .CE(gameplay & plant out <
10'd168 & plant_out > 10'd164), .D(lfsr out[0]),
.Q(pause lfsr2[0]));
   FDRE #(.INIT(1'b0)) ff22 (.C(clk), .CE(gameplay & plant out <
10'd168 & plant out > 10'd164), .D(lfsr out[1]),
.Q(pause lfsr2[1]));
   FDRE #(.INIT(1'b0) ) ff32 (.C(clk), .CE(gameplay & plant out <
10'd168 & plant out > 10'd164), .D(lfsr out[2]),
.Q(pause lfsr2[2]));
   FDRE #(.INIT(1'b0)) ff42 (.C(clk), .CE(gameplay & plant out <
10'd168 & plant out > 10'd164), .D(lfsr out[3]),
.Q(pause lfsr2[3]));
   FDRE #(.INIT(1'b0) ) ff13 (.C(clk), .CE(gameplay & plant out <
10'd244 \& plant out > 10'd237), .D(lfsr out[0]),
.Q(pause lfsr3[0]));
   FDRE #(.INIT(1'b0)) ff23 (.C(clk), .CE(gameplay & plant out <
10'd244 & plant_out > 10'd237), .D(lfsr out[1]),
.Q(pause lfsr3[1]));
   FDRE #(.INIT(1'b0)) ff33 (.C(clk), .CE(gameplay & plant out <
10'd244 \& plant out > 10'd237), .D(lfsr out[2]),
.Q(pause lfsr3[2]));
   FDRE #(.INIT(1'b0) ) ff43 (.C(clk), .CE(gameplay & plant out <
10'd244 \& plant out > 10'd237), .D(lfsr out[3]),
.Q(pause lfsr3[3]));
   wire [9:0] upper height;
   wire [9:0] random height1, random height2, random height3;
   assign upper height = 10'd164;
```

```
assign random height1 =
pause lfsr1 == 4'h0 ? 10'd0:
pause lfsr1 == 4'h1 ? 10'd4:
pause lfsr1 == 4'h2 ? 10'd8:
pause lfsr1 == 4'h3 ? 10'd12:
pause lfsr1 == 4'h4 ? 10'd16:
pause lfsr1 == 4'h5 ? 10'd20:
pause lfsr1 == 4'h6 ? 10'd24:
pause lfsr1 == 4'h7 ? 10'd28:
pause lfsr1 == 4'h8 ? 10'd32:
pause lfsr1 == 4'h9 ? 10'd36:
pause lfsr1 == 4'ha ? 10'd40:
pause lfsr1 == 4'hb ? 10'd44:
pause lfsr1 == 4'hc ? 10'd48:
pause lfsr1 == 4'hd ? 10'd52:
pause lfsr1 == 4'he ? 10'd56:
10'd0;
assign random height2 =
pause lfsr2 == 4'h0 ? 10'd0:
pause lfsr2 == 4'h1 ? 10'd4:
pause lfsr2 == 4'h2 ? 10'd8:
pause lfsr2 == 4'h3 ? 10'd12:
pause lfsr2 == 4'h4 ? 10'd16:
pause lfsr2 == 4'h5 ? 10'd20:
pause lfsr2 == 4'h6 ? 10'd24:
pause lfsr2 == 4'h7 ? 10'd28:
pause lfsr2 == 4'h8 ? 10'd32:
pause lfsr2 == 4'h9 ? 10'd36:
pause lfsr2 == 4'ha ? 10'd40:
pause lfsr2 == 4'hb ? 10'd44:
pause lfsr2 == 4'hc ? 10'd48:
pause lfsr2 == 4'hd ? 10'd52:
pause lfsr2 == 4'he ? 10'd56:
10'd0;
```

assign random_height3 =


```
pause lfsr3 == 4'h0 ? 10'd0:
   pause lfsr3 == 4'h1 ? 10'd4:
   pause lfsr3 == 4'h2 ? 10'd8:
   pause lfsr3 == 4'h3 ? 10'd12:
   pause lfsr3 == 4'h4 ? 10'd16:
   pause lfsr3 == 4'h5 ? 10'd20:
   pause lfsr3 == 4'h6 ? 10'd24:
   pause lfsr3 == 4'h7 ? 10'd28:
   pause lfsr3 == 4'h8 ? 10'd32:
   pause lfsr3 == 4'h9 ? 10'd36:
   pause lfsr3 == 4'ha ? 10'd40:
   pause lfsr3 == 4'hb ? 10'd44:
   pause lfsr3 == 4'hc ? 10'd48:
   pause lfsr3 == 4'hd ? 10'd52:
   pause lfsr3 == 4'he ? 10'd56:
    10'd0;
   wire [11:0] lilypad1 left, lilypad1 right;
   wire [11:0] lilypad2 left, lilypad2 right;
   wire [11:0] lilypad3 left, lilypad3 right;
   assign lilypad1 right = plant out > 10'd79 ? 10'd239 + 10'd720
- plant out - plant out - plant out : 10'd239 - plant out -
plant out - plant out;
   assign lilypad1 left = lilypad1 right < 10'd40 ? 10'd0 :
lilypad1 right - 10'd40;
   assign lily pad1 = (lilypad1 left <= out h & lilypad1 right
>=out h) & (out v >= upper height + random height1 & out v <=
upper height + random height1 + 10'd96);
   assign lilypad2_right = plant_out > 10'd159 ? 10'd479 + 10'd720
- plant out - plant out - plant out : 10'd479 - plant out -
plant out - plant out;
   assign lilypad2 left = lilypad2 right < 10'd40 ? 10'd0 :
lilypad2 right - 10'd40;
   assign lily pad2 = (lilypad2 left <= out h & lilypad2 right
>=out_h) & (out_v >= upper_height + random height2 & out v <=
upper height + random height2 + 10'd96);
```


```
assign lilypad3 right = plant out > 10'd237 ? 10'd719 + 10'd720
- plant out - plant out - plant out : 10'd719 - plant out -
plant out - plant out;
   assign lilypad3_left = lilypad3_right < 10'd40 ? 10'd0 :</pre>
lilypad3 right - 10'd40;
   assign lily pad3 = (lilypad3 left <= out h & lilypad3 right >=
out h) & (out v >= upper height + random height3 & out v <=
upper height + random height3 + 10'd96);
   assign led = gameplay & plant out > 10'd237 & plant out <
10'd244;
   //assign lily pad1 = (plant out < 10'd67 ? (out h >= (10'd200 -
plant out - plant out - plant out)) : out h >= 10'd0) & (out h <=
(10'd240 - plant out - plant out - plant out)) & (out v >
upper height + random height1) & (out v < upper height +
random height1 + 10'd96);
   //assign lily pad2 = (out h >= (10'd440 - plant out - plant out
- plant out)) & (out h <= (10'd480 - plant out - plant out -
plant out)) & ((out v > upper height + random height1) & (out v <
upper height + random height1 + 10'd96));
   //assign lily pad3 = (out h >= (10'd680 - plant out - plant out
- plant out)) & (out h <= (10'd720 - plant out - plant out -
plant out)) & ((out v > upper height + random height1) & (out v <
upper height + random height1 + 10'd96));
   assign split = ~blink out[5];
   assign score = (lilypad1 left == 10'd40 | lilypad2 left ==
10'd40 | lilypad3 left == 10'd40) & ~collide;
   assign vgaRed = {4{active}} & ({4{frog active}}) & {4{split}};
   assign vgaBlue = \{4\{active\}\}\ & ((\{4\{frog\ active\}\})\ &
{4{split}}? 10'hf: (water & ~lily pad1 & ~lily pad2 & ~lily pad3)
? deep blue : 10'h0);
   assign vgaGreen = {4{active}} & (({4{frog active}}) &
{4{split}}) | ({4{lily pad1}} | {4{lily pad2}} |
```


```
{4{lily_pad3}});//? 10'hf: lily_pad1 ? 10'hf : lily_pad2 ? 4'hf :
lily pad3 ? 10'hf : 10'h0);
   assign collide = frog active & (lily pad1 | lily pad2 |
lily pad3);
  countUD10L vertical (.clk(clk), .enable(out h == 10'd799),
.R(out v == 10'd524), .Q(out v));
  countUD10L horizontal (.clk(clk), .enable(1'b1), .R(out h >
10'd799), .Q(out h));
  countUD10L plant count (.clk(clk), .enable(frameBound wire &
(start | up | down | center fromUp | center fromDown)),
.R(plant_out > 10'd239 \mid go), .Q(plant out));
  frog counter frog (.clk(clk), .enable(frameBound wire & (up |
down | center fromDown | center fromUp)), .R(movefrog wire ==
10'd32 | go | start), .Q(movefrog wire),
.offset frog(offset frog));
  countUD10L blinker (.clk(clk), .enable(frameBound wire & blink),
.R(btnR | blink_out[7] | start), .Q(blink out));
endmodule
```





VGA Controller State Machine HnL rsec End btnC CONISION Collision by C

















then 32 framed from

& 32 harrow when

need either - FF that stones the fast y pos - FFS that Store last State before death

$$\begin{array}{c|ccccc}
 & -3 & -28 \\
 & -3 & -24 \\
 & 2 & -23 \\
 & 3 & -46 \\
 & 4 \\
 & & \\
 & & \\
 & & & \\
 & & & \\
 & & & & \\
 & & & & \\
 & & & & \\
 & & & & & \\
 & & & & & \\
 & & & & & \\
 & & & & & \\
 & & & & & \\
 & & & & & \\
 & & & & & & \\
 & & & & & & \\
 & & & & & & \\
 & & & & & & \\
 & & & & & & & \\
 & & & & & & & \\
 & & & & & & & \\
 & & & & & & & \\
 & & & & & & & & \\
 & & & & & & & & \\
 & & & & & & & & \\
 & & & & & & & & \\
 & & & & & & & & \\
 & & & & & & & & \\
 & & & & & & & & & \\
 & & & & & & & & & \\
 & & & & & & & & & \\
 & & & & & & & & & \\
 & & & & & & & & & \\
 & & & & & & & & & \\
 & & & & & & & & & \\
 & & & & & & & & & \\
 & & & & & & & & & \\
 & & & & & & & & & \\
 & & & & & & & & & \\
 & & & & & & & & & \\
 & & & & & & & & & \\
 & & & & & & & & & \\
 & & & & & & & & & \\
 & & & & & & & & & \\
 & & & & & & & & & \\
 & & & & & & & & & \\
 & & & & & & & & & \\
 & & & & & & & & & \\
 & & & & & & & & & \\
 & & & & & & & & & \\
 & & & & & & & & & \\
 & & & & & & & & & \\
 & & & & & & & & & \\
 & & & & & & & & & \\
 & & & & & & & & & \\
 & & & & & & & & & \\
 & & & & & & & & & \\
 & & & & & & & & & \\
 & & & & & & & & & \\
 & & & & & & & & & \\
 & & & & & & & & & \\
 & & & & & & & & & \\
 & & & & & & & & & \\
 & & & & & & & & & & \\
 & & & & & & & & & & \\
 & & & & & & & & & & \\
 & & & & & & & & & & \\
 & & & & & & & & & & \\
 & & & & & & & & & & \\
 & & & & & & & & & & & \\
 & & & & & & & & & & & \\
 & & & & & & & & & & & \\
 & & & & & & & & & & & \\
 & & & & & & & & & & & & \\
 &$$

center = 10°d 240 - 10°d 48 height [= 164 + 1fsr height 2 = height 1 + 96