

① ADD 

0001	RA	RB	RC	000
15	12	11	9	8
6	5	3	2	0

$RC = RA + RB$  & C&Z modifies.





## PROJECT 1

Shrey Ganatra - 200070074

Jahnvi Singh - 200070040

Kaushal - 200070026


Gnanendrag Reddy - 200070053






② ADC 

0001	RA	RB	RC	010
------	----	----	----	-----

if C = 1  $RC = RA + RB$  modifies C&Z



$\downarrow$  C = 1  $\downarrow$  C = 0




③ ADZ 


0001	RA	RB	RC	001
------	----	----	----	-----

if Z = 1  $RC = RA + RB$  Same as ②


But in place of C in Br instr its Z





one bit left shift of RB & then  
 $RC = RA + RB$




⑤5




$RB = RA + SE(imm6)$



⑤6








⑤7





$RC = RA \cdot \text{NAND} \cdot RB$


only z flag modifies  
 commands to ALU through  
 instr decoder decides operation.











⑤8  $RA = \text{imm90000000}$



$RA = [RB] + SE(imm6)$




$[RB] + SE(imm6) = RA$



12 LM

1100 RA 0+8bits corresponding to Reg R<sub>0</sub> to R<sub>7</sub> (R to L)


PE 0 becomes 1 when all are 0



$t_2 \rightarrow rfd_3$   
 $PEout \rightarrow rfa_3$   
 $t_1 \rightarrow alua$   
 $+1 \rightarrow alub$   
 $aluout \rightarrow t_1$

S13

13 SM 1101 RA 0+8bits corresponding to R<sub>0</sub> to R<sub>7</sub> (R to L)









$t_2 \rightarrow mem - d$   
 $t_1 \rightarrow mem a, alua$   
 $+1 \rightarrow alub$   
 $aluout \rightarrow t_1$

S15


S4

~~if R7 changes then R7 -> PC  
o.w PC -> R7~~







# JAL IC




PC + imm → Branch  
PC + 1 in A




HKT  
S0




S18  
PC + 1 in A




PC = PC + 1 + imm  
S19




Sub ① so PC = PC + imm  
S17




PC + 1 in A      Br to @RB



HKT  
S0





PC + 1 in A  
S18




S2

JRI - 17



$\rightarrow$  PC = PC + 1 ~~10P~~ No issues  $\therefore$  we are modifying any way. (to dec states)



add @RA + imm  
and move to PC.



\* Things connected to rfa1 & rfa2 :-

irq-11 → rfa1  
PEout → rfa1

irq-8 → rfa2

\* connected to rfa3

irq-5 → rfa3  
irq-8 → rfa3  
irq-11 → rfa3  
PEout → rfa3

\* connected to t1

rfd1 → t1  
rfd2 → t1  
aluo → t1

\* connected to t3

aluo → t3

alu a

pc → alua  
t1 → alua  
rfd1 → alua

Mem a

pc → mema  
t3 → mema  
t1 → mema

\* connected to rfd3

t3 → rfd3  
irq-8-DE → rfd3  
memd → rfd3  
pc → rfd3  
t2 → rfd3

\* connected to t2

rfd2 → t2  
rfd2 → LS1 → t2  
rfd1 → t2  
memd → t2  
irq-5 → SEG → t2

\* connected to PC

aluo → PC  
rfd2 → PC


alub

t1 → alub  
t2 → alub  
-1 → alub  
irq-5 → SEG → alub  
irq-8 → SEG → alub

mem d

rfd1 → memd  
t2 → memd





# Controls

	R	W	Mem	mem	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	IR	D <sub>3</sub>	PC	RW (RF)	T <sub>1</sub>	T <sub>2</sub>	alu b	alu a	alu	Z	C
S0	1	0	00	X	X	X	XX	1	XXX	01	00	XX	XXX	000	00	00	0	0
S1	0	0	00	X	0	0	XX	0	XXX	11	10	00	001	111	111	11	0	0
S2	0	0	XX	X	X	X	XX	0	XXX	11	00	XX	XXX	001	01	10	1	1
S3	0	0	XX	X	X	X	00	0	011	11	01	XX	XXX	111	11	11	0	0
S5	0	0	XX	X	0	0	XX	0	XXX	11	10	00	000	111	11	11	0	0
S6	0	0	XX	X	0	X	XX	0	XXX	11	10	00	100	111	11	11	0	0
S7	0	0	XX	X	0	0	01	0	011	11	01	XX	XXX	111	11	11	0	0
S8	0	0	XX	X	X	X	10	0	010	11	01	XX	XXX	111	11	11	0	0
S9	0	0	XX	X	X	0	XX	0	XX	11	10	01	100	111	11	11	0	0
S10	1	0	10	X	X	X	10	0	001	11	01	XX	XXX	111	11	11	0	0
S11	0	1	10	0	0	X	XX	0	XXX	11	10	XX	XXX	111	11	11	0	0
S12	1	0	01	X	X	X	XX	0	XXX	11	00	XX	011	111	11	11	0	0
S13	0	0	XX	X	X	X	11	0	100	11	01	10	XXX	000	01	00	0	0
S14	0	0	XX	X	1	X	XX	0	XXX	11	10	XX	010	111	11	11	0	0
S15	0	1	01	1	X	X	XX	0	XXX	11	00	XX	XXX	000	01	00	0	0
S16	0	0	XX	X	X	X	XX	0	XXX	01	00	XX	XXX	011	00	00	0	0
S17	0	0	XX	X	X	X	XX	0	XXX	01	00	XX	XXX	010	00	00	0	0
S18	0	0	XX	X	X	X	10	0	000	11	00	XX	XXX	111	11	11	0	0
S19	0	0	XX	X	X	0	XX	0	XXX	00	00	XX	XXX	111	11	11	0	0
S20	0	0	XX	X	0	X	XX	0	XXX	01	00	XX	XXX	111	11	11	0	0
S21	0	0	XX	X	X	0	XX	0	XXX	01	00	XX	XXX	111	11	11	0	0

Total unique states = 21  
 total control signals = 31