NANO PROCESSOR

CS1050 - Computer Organization and Digital Design

Group - **69**

Prepared by:

K.V. Kahapola - 210266G
A.S. Galappaththi - 210172N

Table of Contents

INTRODUCTION	3
NANO PROCESSOR	3
DESIGN SOURCE CODE	3
TEST BENCH CODE	7
TIMING DIAGRAM	8
RTL ANALYSIS - SCHEMATIC	9
ROM	9
DESIGN SOURCE CODE	q
TEST BENCH CODE	
TIMING DIAGRAM	_
RTL ANALYSIS - SCHEMATIC	
INSTRUCTION DECODER	
DESIGN SOURCE CODE	11
TEST BENCH CODE	
TIMING DIAGRAM	
RTL ANALYSIS - SCHEMATIC	
REGISTER BANK	
DESIGN SOURCE CODE	15
TEST BENCH CODE	
TIMING DIAGRAM	
RTL ANALYSIS - SCHEMATIC	
REGISTER	
DESIGN SOURCE CODE	19
RTL ANALYSIS - SCHEMATIC	
ADD/SUBTRACT UNIT – 4 BITS	
DESIGN SOURCE CODE	20
TEST BENCH CODE	22
TIMING DIAGRAM	23
RTL ANALYSIS - SCHEMATIC	23
ADDER – 3 BITS	23
DESIGN SOURCE CODE	24
TEST BENCH CODE	25
TIMING DIAGRAM	26
RTL ANALYSIS - SCHEMATIC	26
PROGRAM COUNTER	26
DESIGN SOURCE CODE	26
TEST BENCH CODE	28
TIMING DIAGRAM	29
RTL ANALYSIS - SCHEMATIC	29
K-WAY B-BIT MUX	29

8-WAY-4-BIT MUX	30
DESIGN SOURCE CODE	
TEST BENCH CODE	
TIMING DIAGRAM	32
RTL ANALYSIS - SCHEMATIC	32
2-WAY-4-BIT MUX	32
DESIGN SOURCE CODE	
TEST BENCH CODE	33
TIMING DIAGRAM	34
RTL ANALYSIS - SCHEMATIC	35
2-WAY-3-BIT MUX	35
DESIGN SOURCE CODE	35
TEST BENCH CODE	
TIMING DIAGRAM	37
RTL ANALYSIS - SCHEMATIC	37
XDC FILE	37
CONCLUSION	39
COITCEOUIT	······································

INTRODUCTION

The final lab assignment involves the design of a microprocessor with specific functionalities. It includes a 4-bit Add/Subtract unit that performs addition and subtraction using the 2's complement method. Additionally, a 3-bit Program Counter (PC) is designed using a 3-bit adder, a 3-bit register, and a 2-way 3-bit multiplexer. The microprocessor utilizes an Instruction Decoder to activate the necessary components based on the instructions provided by the program ROM, which stores the Assembly program. The use of buses helps in combining components and reducing code complexity. A Register Bank is implemented using registers and a 3-to-8 decoder from previous labs. The nano processor supports four operations: direct value-to-register transfer, addition of two values, computation of the 2's complement of a value and jumping to a specific instruction. To perform subtraction, it is necessary to negate one value and add them together.

NANO PROCESSOR

The processor system consists of two input signals: the Reset push button and the Clock. It generates three output signals: Reg7, overflow, and zero flags. These output signals provide information about the status and values of the corresponding components within the processor.

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity Nano_Processor is
    Port ( Clk : in STD LOGIC;
```

```
: in STD_LOGIC;
            Overflow
                           : out STD LOGIC;
                          : out STD LOGIC;
            LED Out : out STD_LOGIC_VECTOR (3 downto 0);
            Out 7Seg : out STD LOGIC VECTOR(6 downto 0));
end Nano Processor;
architecture Behavioral of Nano Processor is
component Slow Clk is
    Port ( Clk in : in STD LOGIC;
            Clk out : out STD LOGIC);
end component;
signal SlowClk : std_logic;
component Instruction Decoder is
    Port ( I : in STD LOGIC VECTOR (11 downto 0);
            JMP_Check : in STD_LOGIC_VECTOR (3 downto 0);
            : out STD_LOGIC_VECTOR (2 downto 0);
Load_Sel : out STD_LOGIC;
Im_Val : out STD_LOGIC_VECTOR (3 downto 0);
Reg_Sel_0 : out STD_LOGIC_VECTOR (2 downto 0);
Reg_Sel_1 : out STD_LOGIC_VECTOR (2 downto 0);
            Reg_Sel_1 : out STD_LOGIC_VECTOR (2 downto 0);
Add_Sub_Sel : out STD_LOGIC;
JMP_Flag : out STD_LOGIC;
JMp_Address : out STD_LOGIC_VECTOR (2 downto 0);
                         : out STD_LOGIC);
            Neg
end component;
signal ins
                                                  : std_logic_vector(11 downto 0);
                                                : std logic vector(3 downto 0);
signal imVal
signal regEn, regSelA, regSelB, jmpAdd
                                                 : std logic vector(2 downto 0);
signal loadSel, addSubSel, jmpFlag, negSel : std logic;
component PC is
    Port ( Clk
                      : in STD LOGIC;
            Reset : in STD_LOGIC;
            Jump Flag : in STD LOGIC;
            Jump Address : in STD LOGIC VECTOR (2 downto 0);
            Sel : out STD LOGIC VECTOR (2 downto 0));
end component;
signal memSel : std_logic_vector(2 downto 0);
component ROM is
    Port ( Sel : in STD LOGIC VECTOR (2 downto 0);
            Ins : out STD LOGIC VECTOR (11 downto 0));
end component;
component Reg bank is
    Port ( Reg Bank in : in STD LOGIC VECTOR (3 downto 0);
            Reg_EN : in STD_LOGIC_VECTOR (2 downto 0);
Clk : in STD_LOGIC;
            R0 : out STD LOGIC VECTOR (3 downto 0);
            R1 : out STD LOGIC VECTOR (3 downto 0);
```

```
R2 : out STD LOGIC VECTOR (3 downto 0);
               : out STD LOGIC VECTOR (3 downto 0);
          R3
               : out STD_LOGIC_VECTOR (3 downto 0);
              : out STD LOGIC VECTOR (3 downto 0);
          R6 : out STD LOGIC VECTOR (3 downto 0);
          R7 : out STD LOGIC VECTOR (3 downto 0));
end component;
signal regBankIn, r0, r1, r2, r3, r4, r5, r6, r7 : std logic vector(3 downto
0);
component MUX 8 way 4 is
   Port ( R0
                  : in STD LOGIC VECTOR (3 downto 0);
                  : in STD LOGIC VECTOR (3 downto 0);
                   : in STD LOGIC VECTOR (3 downto 0);
          R2
                   : in STD LOGIC VECTOR (3 downto 0);
          R3
                  : in STD_LOGIC_VECTOR (3 downto 0);
          R5
                  : in STD LOGIC VECTOR (3 downto 0);
                  : in STD LOGIC VECTOR (3 downto 0);
          R6
                  : in STD LOGIC VECTOR (3 downto 0);
          Reg Sel : in STD LOGIC VECTOR (2 downto 0);
                  : out STD LOGIC VECTOR (3 downto 0));
end component;
signal muxOut0, muxOut1 : std logic vector(3 downto 0);
component Add Sub 4 is
   Port ( Mux1 out
                      : in STD LOGIC VECTOR (3 downto 0);
          Mux2_out
                       : in STD LOGIC VECTOR (3 downto 0);
          Add Sub sel : in STD LOGIC;
          Neg_sel : in STD_LOGIC;
          Add Sub out : out STD LOGIC VECTOR (3 downto 0);
          overflow : out STD LOGIC;
                      : out STD LOGIC);
          zero
end component;
signal addSubOut
                       : std logic vector(3 downto 0);
component Mux 2 way 4 is
   Port ( im Val
                          : in STD LOGIC VECTOR (3 downto 0);
          add Sub Out
                         : in STD LOGIC VECTOR (3 downto 0);
          load Sel
                           : in STD LOGIC;
                          : out STD_LOGIC_VECTOR (3 downto 0));
          mux out
end component;
component LUT 7seg is
    Port ( Address : in STD LOGIC VECTOR (3 downto 0);
          Data : out STD LOGIC VECTOR (6 downto 0));
end component;
begin
Slow Clk 0 : Slow Clk
   port map (
       Clk in => Clk,
       Clk out => SlowClk);
```


```
RegisterBank_0 : Reg_bank
    port map (
        Reg_Bank_in => regBankIn,
        Reg_EN => regEn,
Clk => SlowClk,
        R0 => r0,
             => r1,
        R1
             => r2,
        R2
        R3
             => r3,
        R4
            => r4,
        R5 => r5,
        R6 = > r6,
        R7 \Rightarrow r7);
Mux8 4bit A : MUX 8 way 4
    port map(
        R0 \Rightarrow r0,
        R1 \Rightarrow r1,
        R2 \Rightarrow r2,
        R3 => r3,
        R4 \Rightarrow r4,
        R5 \Rightarrow r5,
        R6 \Rightarrow r6,
        R7 \Rightarrow r7,
        Reg Sel => regSelA,
        Q => muxOut0);
Mux8 4bit B : MUX 8 way 4
    port map(
               => r0,
        R0
                => r1,
        R1
        R2
                => r2,
        R3
                => r3,
        R4
                => r4,
        R5
                => r5,
                => r6,
        R6
        R7
                => r7,
        Reg Sel => regSelB,
                => muxOut1);
AddSubUnit 0 : Add Sub 4
    port map (
                   => muxOut0,
=> muxOut1,
        Mux1_out
        Mux2_out
        Add_Sub_sel => addSubSel,
        Neg Sel => negSel,
        Add Sub out => addSubOut,
        overflow => Overflow,
                    => Zero);
         zero
Mux2 4bit 0 : Mux 2 way 4
    port map (
        im Val => imVal,
         add Sub Out => addSubOut,
        load Sel => loadSel,
```

```
mux_out => regBankIn);
Ins Decoder 0 : Instruction Decoder
   port map(
       I \Rightarrow ins,
        JMP Check => muxOut0,
       Reg_En => regEn,
Load_Sel => loadSel,
        Im Val => imVal,
        Reg_Sel_0 => regSelA,
        Reg Sel 1 => regSelB,
        Add Sub Sel => addSubSel,
        JMP Flag => jmpFlag,
        JMP Address => jmpAdd,
       NEG => negSel);
Program ROM 0 : ROM
   port map(
       Sel
            => memSel,
        Ins => ins);
ProgramCounter_0 : PC
   port map (
        Clk
                  => SlowClk,
       Reset
                  => Reset,
        Jump Flag => jmpFlag,
        Jump_Address => jmpAdd,
        Sel
              => memSel);
LUT_7seg_0 : LUT_7seg
   port map(
       Address => r7,
       Data => Out 7Seg);
    LED Out <= r7;</pre>
end Behavioral;
```

```
end component;
signal Reset, Overflow, Zero : std logic;
signal Led_Out
                                     : std logic vector(3 downto 0);
signal Out 7Seg
                                : std logic vector(6 downto 0);
signal Clk : std logic :='0';
begin
UUT : Nano_Processor port map(
       Clk => Clk,
                  => Reset,
       Reset
       Overflow => Overflow,
                  => Zero,
       Zero
       Led_Out
                    => Led Out,
       Out_7Seg => Out_7Seg);
clock process : process
   begin
       wait for 10ns;
       Clk <= NOT(Clk);</pre>
end process;
sim : process
   begin
       Reset <= '0';
       wait for 100ns;
       Reset <= '1';
       wait for 100ns;
       Reset <= '0';
   wait;
end process;
end behavioral;
```



RTI ANALYSIS - SCHEMATIC



ROM

The program ROM stores machine codes for each instruction required to be executed by the processor. Each instruction is assigned a separate location in the ROM, with each location consisting of 12 bits. The first two bits indicate the opcode of the instruction. The subsequent six bits represent the register addresses, with each address allocated 3 bits. The remaining four bits are utilized for the immediate value, while the last three bits are dedicated to the jump address. This structured format ensures proper encoding and decoding of instructions within the processor.


```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
entity ROM is
                  : in STD LOGIC VECTOR (2 downto 0);
    Port ( Sel
          Ins : out STD LOGIC VECTOR (11 downto 0));
end ROM;
architecture Behavioral of ROM is
type rom type is array( 0 to 7 ) of std logic vector (11 downto 0);
    signal Ins ROM : rom type := (
    "101110000011", --MOVI R7, 3
    "101100000011", --MOVI R1, 3
    "100100000001", --MOVI R2, 1
    "010100000000", --NEG R2
    "001100100000", --ADD R1, R2
    "001111100000", --ADD R7, R1
    "111100000110", --JZR R1, 6
    "11000000100" --JZR R0, 4
    --"100010001010", --MOVI R1, 10 ; R1 ? 10
    --"100100000001", --MOVI R2, 1 ; R2 ? 1
```

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity TB ROM is
-- Port ( );
end TB ROM;
architecture Behavioral of TB ROM is
component ROM is
   Port ( Sel : in STD LOGIC VECTOR (2 downto 0);
          Ins : out STD LOGIC VECTOR (11 downto 0));
end component;
signal Sel : std_logic_vector(2 downto 0);
signal Ins : std_logic_vector(11 downto 0);
begin
UUT : ROM port map(
        Sel
            => Sel,
        Ins => Ins);
process
   begin
        Sel <= "010";
       wait for 100ns;
        Sel <= "001";
        wait for 100ns;
        Sel <= "111";
        wait for 100ns;
        Sel <= "110";
    wait;
```

```
end process;
end Behavioral;
```

											1,000.000 ns
Name	Value	0 ns	100 ns	200 ns	300 ns	400 ns	500 ns	600 ns	700 ns	800 ns	900 ns
∨ W Sel[2:0]	110	010	001	111	110						
¹⊌ [2]	1										
lå [1]	1										
l⊕ [0]	0										
> W Ins[11:0]	1111000	100100000001	1011000000011	110000000100	111100000110						

RTL ANALYSIS - SCHEMATIC



INSTRUCTION DECODER

The instruction decoder receives the instruction from the program ROM during each clock cycle. Its purpose is to determine the required components that need activation and the corresponding signals to be transmitted to each activated component. It incorporates a 2-to-4 decoder to recognize the instruction opcode and appropriately distribute the provided register addresses and immediate values.

```
Reg_Sel_0 : out STD_LOGIC_VECTOR (2 downto 0);
Reg_Sel_1 : out STD_LOGIC_VECTOR (2 downto 0);
Add_Sub_Sel : out STD_LOGIC;
JMP_Flag : out STD_LOGIC;
JMP_Address : out STD_LOGIC_VECTOR (2 downto 0);
                              : out STD LOGIC VECTOR (2 downto 0);
            NEG : out STD LOGIC);
end Instruction Decoder;
architecture Behavioral of Instruction Decoder is
component Decoder_2_to_4 is
    Port ( I : in STD LOGIC VECTOR (1 downto 0);
            EN : in STD LOGIC;
            Y : out STD LOGIC VECTOR (3 downto 0));
end component;
signal Address, Neg0, Mov, Jmp, En Sel : std logic;
begin
    Decoder 2 to 4 0: Decoder 2 to 4
         port map (
                         => I(10),
                  I(0)
                          => I(11),
                  I(1)
                          => '1',
                 EN
                 Y(0) => Address,
                 Y(1) => Neq0,
                 Y(2)
                         => Mov,
                 Y(3)
                          => Jmp);
    Load Sel
                <= Mov;
    Add Sub Sel <= Address or Neg0;
    NEG \leq Neg0;
    En Sel
                <= Address or Mov or Neg0;
    Im Val
              <= I(3 downto 0);
    Reg En(0) \le En_Sel and I(7);
    Reg En(1) \leq En Sel and I(8);
    Reg_En(2) <= En_Sel and I(9);</pre>
    Reg Sel 0 <= I(9 downto 7);
    Reg_Sel_1
                 <= I(6 downto 4);
    JMP_Flag <= Jmp and (not (JMP_Check(0) or JMP_Check(1) or JMP_Check(2)</pre>
or JMP Check(3)));
    JMP Address <= I(2 downto 0);</pre>
end Behavioral;
```

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
```

```
entity TB Instruction Decoder is
-- Port ( );
end TB Instruction Decoder;
architecture Behavioral of TB Instruction Decoder is
component Instruction Decoder is
    Port ( I : in STD LOGIC VECTOR (11 downto 0);
           JMP_Check : in STD_LOGIC_VECTOR (3 downto 0);
                           : out STD LOGIC VECTOR (2 downto 0);
           Reg En
           Load Sel
                           : out STD LOGIC;
           Im Val
                          : out STD LOGIC VECTOR (3 downto 0);
                          : out STD_LOGIC_VECTOR (2 downto 0);
           Reg Sel 0
                           : out STD_LOGIC_VECTOR (2 downto 0);
           Reg Sel 1
           Add_Sub_Sel : out STD_LOGIC;


JMP_Flag : out STD_LOGIC;

JMP_Address : out STD_LOGIC_VECTOR (2 downto 0);
                 : out STD LOGIC);
end component;
signal I
                                       : std logic vector(11 downto 0);
signal JMP Check, Im Val
                                             : std logic vector(3 downto 0);
signal Reg_En, Reg_Sel_0, Reg_Sel_1, JMP_Address : std_logic_vector(2 downto
0);
signal Load Sel, Add Sub Sel, JMP Flag, Neg : std logic;
begin
UUT : Instruction Decoder port map(
        I => I,
        JMP Check => JMP Check,
        Reg_En => Reg_En,
Load_Sel => Load_Sel,
        Im Val => Im Val,
        Reg Sel 0 => Reg Sel 0,
        Reg Sel 1 => Reg_Sel_1,
        Add_Sub_Sel => Add Sub Sel,
        JMP Flag => JMP Flag,
        JMP Address => JMP Address,
        Neg => Neg);
process
   begin
        I <= "100010001010";</pre>
        JMP Check <= "1010";</pre>
        wait for 100ns;
        I <= "10010000001";</pre>
        JMP Check <= "0101";</pre>
        wait for 100ns;
        I <= "010100000000";</pre>
        JMP Check <= "1111";
        wait for 100ns;
```

```
I <= "000010100000";
    JMP_Check <= "1100";
    wait;
end process;
end Behavioral;</pre>
```

											1,000.000 hs
Name	Value	0 ns	100 ns	200 ns	300 ns	400 ns	500 ns	600 ns	700 ns	800 ns	900 ns
> W I[11:0]	0000101	100010001010	100100000001	010100000000				000010100000			
> W JMP_Chk[3:0	1100	1010	0101	1111				1100			
> W Im_Val[3:0]	0	a	1				(
> W Reg_En[2:0]	1	1	2					1			
> W Reg_Sel_0[2:0	1	1	2					1			
> W Reg_Sel_1[2:0	2		0					2			
> W JMP_Ads[2:0	0	2	1				(
le Load_Sel	0										
Add_Sub_Sel	1										
le JMP_Flag	0										
l⊌ Neg	0										

RTL ANALYSIS - SCHEMATIC



REGISTER BANK

The register bank comprises eight 4-bit registers (Reg0 to Reg7) implemented using D flip-flops. To enable each register individually based on the instruction, a 3-to-8 decoder is employed. Reg0 is preset to the value "0000" within the register bank, simplifying the implementation of the NEG instruction. Additionally, Reg7, which stores the final output, is directly connected to the Basys3 LEDs and the 7-segment display through the utilization of a lookup table.

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Reg bank is
    Port ( Reg Bank in : in STD_LOGIC_VECTOR (3 downto 0);
           Reg EN
                        : in STD LOGIC VECTOR (2 downto 0);
                     : in STD LOGIC;
           Clk
                 : out STD LOGIC VECTOR (3 downto 0);
                 : out STD LOGIC VECTOR (3 downto 0);
           R1
                  : out STD LOGIC VECTOR (3 downto 0);
           R2
                  : out STD LOGIC VECTOR (3 downto 0);
           R3
           R4
                 : out STD LOGIC VECTOR (3 downto 0);
           R5
                 : out STD LOGIC VECTOR (3 downto 0);
                 : out STD LOGIC VECTOR (3 downto 0);
                 : out STD LOGIC VECTOR (3 downto 0));
end Reg_bank;
architecture Behavioral of Reg bank is
component Reg
    Port ( D : in STD LOGIC VECTOR (3 downto 0);
           En : in STD LOGIC;
           Clk : in STD LOGIC;
                : out STD LOGIC VECTOR (3 downto 0));
end component;
 --works as register enabling unit
component Decoder 3 to 8
    Port ( I : in STD LOGIC VECTOR (2 downto 0);
           EN : in STD LOGIC;
               : out STD_LOGIC_VECTOR (7 downto 0));
end component;
signal in Reg EN : STD LOGIC VECTOR (7 downto 0);
begin
    Decoder 3 to 8 0 : Decoder 3 to 8
        port map (
        I(2 downto 0) => Reg EN(2 downto 0),
                       => '1',
        Y(7 \text{ downto } 0) => \text{ in Reg EN}(7 \text{ downto } 0));
    Reg 0 : Reg
        port map (
           D(3 downto 0) => "0000", -- Reg_0 is readOnly
                            => '1',
            En
            Clk
                           => Clk,
            Q(3 \text{ downto } 0) => R0(3 \text{ downto } 0));
    Reg 1 : Reg
        port map (
            D(3 downto 0) => Reg Bank in(3 downto 0),
```

```
=> in Reg EN(1),
             En
             Clk
                              => Clk,
             Q(3 \text{ downto } 0) => R1(3 \text{ downto } 0));
    Reg 2 : Reg
        port map (
                            => Reg Bank in(3 downto 0),
             D(3 downto 0)
                             => in Reg EN(2),
             En
             Clk
                              => Clk,
                            => R2(3 downto 0));
             Q(3 downto 0)
    Reg 3 : Reg
        port map (
             D(3 downto 0) => Reg Bank in(3 downto 0),
                              => in Reg_EN(3),
             En
             Clk
                              => Clk,
             Q(3 \text{ downto } 0) => R3(3 \text{ downto } 0));
    Reg 4 : Reg
        port map (
             D(3 downto 0) => Reg Bank in(3 downto 0),
                             => in_Reg_EN(4),
             En
                              => Clk,
             Clk
             Q(3 \text{ downto } 0) => R4(3 \text{ downto } 0));
    Reg 5 : Reg
        port map (
             D(3 downto 0) => Reg_Bank_in(3 downto 0),
                             => in_Reg_EN(5),
             Clk
                              => Clk,
             Q(3 \text{ downto } 0) => R5(3 \text{ downto } 0));
    Reg 6 : Reg
        port map (
             D(3 downto 0)
                            => Reg Bank in(3 downto 0),
                             => in Reg EN(6),
             En
             Clk
                              => Clk,
                            => R6(3 downto 0));
             Q(3 downto 0)
    Reg 7 : Reg
        port map (
             D(3 downto 0) => Reg Bank in(3 downto 0),
             En
                              => in Reg EN(7),
             Clk
                              => Clk,
             Q(3 \text{ downto } 0) => R7(3 \text{ downto } 0));
end Behavioral;
```


```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity TB_Reg_Bank is
-- Port ();
```

```
end TB Reg Bank;
architecture Behavioral of TB Reg Bank is
component Reg Bank is
    Port ( Reg_Bank_in : in STD LOGIC VECTOR (3 downto 0);
                         : in STD LOGIC VECTOR (2 downto 0);
           Reg EN
                    : in STD_LOGIC;
           Clk
           R0
                 : out STD_LOGIC_VECTOR (3 downto 0);
                 : out STD_LOGIC_VECTOR (3 downto 0);
           R1
           R2
                 : out STD LOGIC VECTOR (3 downto 0);
           R3
                  : out STD LOGIC VECTOR (3 downto 0);
                  : out STD LOGIC VECTOR (3 downto 0);
                  : out STD LOGIC VECTOR (3 downto 0);
                  : out STD_LOGIC_VECTOR (3 downto 0);
           R7
                  : out STD_LOGIC_VECTOR (3 downto 0));
end component;
signal Reg EN : std logic vector(2 downto 0);
signal Reg Bank in, R0, R1, R2, R3, R4, R5, R6, R7 : std logic vector(3 downto
signal Clk : std logic:='0';
begin
UUT : Reg Bank port map(
        Reg_Bank_in => Reg_Bank_in,
        Reg EN => Reg EN,
        Clk => Clk,
        R0 \Rightarrow R0,
        R1 \Rightarrow R1,
        R2 \Rightarrow R2
        R3 \Rightarrow R3,
        R4 \Rightarrow R4,
        R5 \Rightarrow R5,
        R6 \Rightarrow R6
        R7 => R7);
clock process : process
begin
    wait for 5ns;
    CLk<=NOT(CLk);
end process;
sim : process
    begin
        Reg_Bank_in <= "1010";</pre>
        Reg EN <= "001";
        wait for 100ns;
        Reg_Bank_in <= "0101";</pre>
        Reg EN <= "010";
        wait for 100ns;
        Reg Bank in <= "1111";</pre>
```


```
Reg_EN <= "011";
wait for 100ns;

Reg_Bank_in <= "1100";
Reg_EN <= "010";

wait;
end process;
end Behavioral;</pre>
```




RTI ANALYSIS - SCHEMATIC



REGISTER

The existing register component is enhanced to include a Reset functionality. The Reset input is linked to the same push button utilized for the program counter. When the reset button is pressed, all registers within the system are initialized to store the value "0000". This ensures that a uniform reset state is achieved across all registers in response to the reset signal.

RTL ANALYSIS - SCHEMATIC




ADD/SUBTRACT UNIT – 4 BITS

The Add/Subtract unit incorporates a ripple carry adder, previously designed using four full adders in lab 03. The numbers being processed are represented as signed integers, resulting in an output range of (-8) to 7. This unit can add two 4-bit numbers obtained from two 8-to-4 multiplexers. It also determines the carryout and zero conditions, indicated by the overflow and zero flags, respectively. The overflow flag is calculated by performing an XOR operation between the carry outs of the 3rd and 4th full adders. An overflow occurs if either of the carry outs is 1, while an overflow is absent if both carry outs are either 0 or 1. Moreover, the unit can compute the negation of a given 4-bit value. This is achieved by performing a bitwise XOR operation between the output of the mux A and Neg_Sel, which is set to 1 only in a negate instruction. The carry-in of the adder is also set as Neg_Sel. By adding the 1's complement of the value and 1, the add/subtract unit generates the 2's complement, which represents the negation.


```
Add Sub sel : in STD LOGIC;
          Neg Sel
                       : in STD LOGIC;
          Add Sub out : out STD LOGIC VECTOR (3 downto 0);
          overflow : out STD LOGIC;
                      : out STD LOGIC); --zero flag :- '1' if output is
end Add Sub 4;
architecture Behavioral of Add Sub 4 is
component RCA 4
   Port ( A0
                  : in STD LOGIC;
          A1
                  : in STD LOGIC;
                  : in STD LOGIC;
                   : in STD LOGIC;
          A3
                   : in STD LOGIC;
          B0
                   : in STD LOGIC;
          В1
          B2
                  : in STD LOGIC;
          в3
                  : in STD LOGIC;
          Cin
                  : in STD LOGIC;
                  : out STD LOGIC;
          S0
          S1
                   : out STD LOGIC;
          S2
                   : out STD LOGIC;
                   : out STD_LOGIC;
          C out : out STD LOGIC);
end component;
signal FA0_in, FA1_in, FA2_in, FA3_in : STD_LOGIC;
signal RCA out
                   : STD LOGIC VECTOR (3 downto 0);
signal RCA Carryout : STD LOGIC;
begin
    FA0 in <= Mux1 out(0) xor Neg Sel;
    FA1 in <= Mux1 out(1) xor Neg Sel;
    FA2 in <= Mux1 out(2) xor Neg Sel;
    FA3 in <= Mux1 out(3) xor Neg Sel;
   RCA 4 0 : RCA_4
       port map (
           A0
                  => FA0 in,
           A1
                  => FA1 in,
                  => FA2 in,
           A2
           A3
                   => FA3_in,
           B0
                   => Mux2_out(0),
                  => Mux2_out(1),
           В1
           B2
                  => Mux2 out(2),
           в3
                  => Mux2 out(3),
           Cin
                  => Neg Sel,
           S0
                   => RCA out(0),
                   => RCA_out(1),
           S1
                   => RCA_out(2),
           S2
           s3
                  => RCA out(3),
           C out => overflow);
       process(Add_Sub_sel, RCA_out)
```

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity TB_Add_Sub_4 is
-- Port ( );
end TB Add Sub 4;
architecture Behavioral of TB Add Sub 4 is
component Add Sub 4 is
   Port (
       Mux1 out : in STD LOGIC VECTOR (3 downto 0);
       Mux2 out : in STD LOGIC VECTOR (3 downto 0);
       Add Sub sel : in STD LOGIC;
       Neg Sel : in STD LOGIC;
       Add Sub out : out STD LOGIC VECTOR (3 downto 0);
       overflow : out STD_LOGIC;
zero : out STD_LOGIC
       zero
                    : out STD_LOGIC
    );
end component;
signal Mux1 out, Mux2 out, Add Sub out : std logic vector(3 downto 0);
signal Add Sub sel, Neg Sel, overflow, zero : std logic;
begin
UUT : Add Sub 4 port map(
       Mux1 out => Mux1 out,
       Mux2 out => Mux2 out,
       Add Sub sel => Add Sub sel,
       Neg_Sel => Neg_Sel,
       Add Sub out => Add Sub out,
       overflow => overflow,
       zero
                   => zero);
process
   begin
       Mux1_out <= "1010";
Mux2_out <= "0101";
       Add Sub sel <= '1';
       Neg Sel <= '0';
```

```
wait for 100ns;
       Mux2 out
                 <= "1111";
       wait for 100ns;
                <= "1111";
       Mux1 out
       Mux2 out
                <= "0000";
                 <= '1';
       Neg_Sel
       wait for 100ns;
                 <= "1111";
       Mux1 out
       Mux2 out <= "0001";
       Neg_Sel
                 <= '0';
       wait;
   end process;
end Behavioral;
```



RTL ANALYSIS - SCHEMATIC




ADDER – 3 BITS


The ripple carry adder employed in the system consists of three full adders. Its purpose is to increase the value of the PC-register by 1. The output of the adder is directed to a 2-way 3-bit multiplexer (mux). This mux is responsible for selecting the output of the adder as required by the system's operation.

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Adder_3 is
                    : in STD_LOGIC_VECTOR(2 downto 0);
    Port ( A
                    : in STD LOGIC VECTOR (2 downto 0);
                    : in STD_LOGIC;
                    : out STD LOGIC VECTOR (2 downto 0);
                   : out STD LOGIC);
           C out
end Adder_3;
architecture Behavioral of Adder 3 is
    component FA
        port (
                    : in std logic;
            A
                    : in std logic;
                    : in std logic;
                     : out std logic;
             S
                     : out std logic);
             C out
    end component;
signal FAO C, FA1 C
                      : std_logic;
begin
    FA_0 : FA
        port map (
            A \Rightarrow A(0)
             B => B(0),
             C in => C in,
             S => S(0),
             C \text{ Out} \Rightarrow FA0 C);
    FA 1 : FA
        port map (
             A \Rightarrow A(1),
             B => B(1),
             C_in => FA0_C,
             S \Rightarrow S(1),
             C_Out => FA1_C);
    FA 2 : FA
        port map (
             A \Rightarrow A(2),
             B \Rightarrow B(2),
             C in => FA1 C,
             S \Rightarrow S(2),
             C_Out => C_Out);
end Behavioral;
```

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity TB Adder 3 is
-- Port ( );
end TB_Adder_3;
architecture Behavioral of TB Adder 3 is
component Adder_3 is
                  : in STD_LOGIC_VECTOR (2 downto 0);
    Port ( A
                  : in STD_LOGIC_VECTOR (2 downto 0);
          Cin
                  : in STD LOGIC;
                 : out STD LOGIC VECTOR (2 downto 0);
          C out
                 : out STD LOGIC);
end component;
signal A,B,S : STD LOGIC VECTOR (2 downto 0);
signal C_in,C_out : STD_LOGIC;
begin
UUT : Adder_3 port map(
       A
           => A,
       В
             => B,
       C in => C in,
             => S,
       C out => C out);
process
   begin
       B <= "000";
       C in <= '1';
       A <= "010";
       wait for 100ns;
       A <= "011";
       wait for 100ns;
       A <= "100";
       wait for 100ns;
       A <= "111";
   wait;
end process;
end Behavioral;
```



RTL ANALYSIS - SCHEMATIC



PROGRAM COUNTER

The program counter (PC) plays a crucial role in determining the next instruction to be executed. It continually increments the pc-register in response to clock pulses. Additionally, a 2-way 3-bit multiplexer is utilized to examine the status of the jump flag. If the jump flag is enabled, the pc-register will transition to the address specified by the instruction decoder. However, if the jump flag is not enabled, the pc-register will be set to the incremented address, ensuring the sequential execution of instructions.

```
architecture Behavioral of PC is
component PC Reg is
                       : in STD LOGIC VECTOR (2 downto 0);
   Port (
             Reg in
             reset : in STD LOGIC;
             Clk : in STD LOGIC;
             Reg out : out STD LOGIC VECTOR (2 downto 0));
end component;
component Adder_3 is
               : in STD LOGIC VECTOR(2 downto 0);
                 : in STD LOGIC VECTOR(2 downto 0);
          Cin
                 : in STD_LOGIC;
                 : out STD LOGIC VECTOR(2 downto 0);
                 : out STD LOGIC);
end component;
component Mux 2 way 3 is
   Port ( Adder out : in STD LOGIC VECTOR (2 downto 0);
          JMP address : in STD LOGIC VECTOR (2 downto 0);
          JMP_Flag : in STD_LOGIC;
          mux out
                     : out STD LOGIC VECTOR (2 downto 0));
end component;
signal Mux in
                     : std_logic_vector(2 downto 0);
signal Ins Next
                      : std_logic_vector(2 downto 0);
signal Ins Curr
                       : std_logic_vector(2 downto 0);
begin
   PC Reg 0 : PC Reg
       port map (
           Reg in => Ins Next,
           reset => Reset,
           Clk => Clk,
           Reg out => Ins Curr);
   Adder 3 0 : Adder 3
       port map(
           A => Ins_Curr,
                => "000",
           В
           C in => '1',
           S => Mux in
           );
   Mux 2 way 3 0 : Mux 2 way 3
       port map (
           Adder out => Mux in,
           JMP address => Jump address,
           JMP Flag => JUMP Flag,
                     => Ins Next);
           mux out
```

```
Sel <= Ins_Curr;
end Behavioral;</pre>
```

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity TB PC is
-- Port ( );
end TB PC;
architecture Behavioral of TB PC is
component PC is
   Port (
                     : in STD LOGIC;
                     : in STD LOGIC;
        Reset
        Jump Flag : in STD LOGIC;
        Jump_address : in STD_LOGIC_VECTOR (2 downto 0);
                     : out STD_LOGIC_VECTOR (2 downto 0)
    );
end component;
signal Reset, Jump_Flag : std_logic;
signal Jump_address, Sel : std_logic_vector(2 downto 0);
signal Clk : std logic := '0';
begin
UUT : PC port map (
                     => Clk,
        Clk
        Reset
                     => Reset,
        Jump Flag => Jump Flag,
        Jump address => Jump address,
                      => Sel
);
process
begin
    wait for 5ns;
    Clk <= NOT(Clk);</pre>
end process;
stimulus process : process
    begin
        Jump Flag <= '0';</pre>
        wait for 100ns;
        Jump Flag <= '1';</pre>
        Jump Address <= "010";</pre>
        wait for 100ns;
        Jump Flag <= '0';</pre>
        Reset <= '1';
```

```
wait for 100ns;
Reset <= '0';


Jump_Flag <= '1';
Jump_Address <= "001";
wait for 100ns;

Jump_Flag <= '0';
wait for 100ns;

Jump_Flag <= '1';
Jump_Address <= "111";
wait;
end process;
end Behavioral;</pre>
```



RTL ANALYSIS - SCHEMATIC



K-WAY B-BIT MUX

The design of the system was built upon the multiplexers implemented in lab 4. The key distinction lies in the utilization of k-way b-bit multiplexers, which incorporate k input buses and one output bus containing b bits. Each multiplexer possesses a path selector determined by the value of k. This design choice allows for efficient selection and routing of data within the system, enabling the proper flow of information between components.

DESIGN SOURCE CODE

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity MUX 8 way 4 is
                     : in STD LOGIC VECTOR (3 downto 0);
    Port (R0
                      : in STD LOGIC VECTOR (3 downto 0);
                     : in STD LOGIC VECTOR (3 downto 0);
                     : in STD LOGIC VECTOR (3 downto 0);
            R3
                     : in STD LOGIC VECTOR (3 downto 0);
                      : in STD LOGIC VECTOR (3 downto 0);
            R5
                      : in STD LOGIC VECTOR (3 downto 0);
            R6
                      : in STD LOGIC VECTOR (3 downto 0);
            R7
                     : in STD_LOGIC_VECTOR (2 downto 0);
            Reg sel
                      : out STD_LOGIC_VECTOR (3 downto 0));
end MUX 8 way 4;
architecture Behavioral of MUX 8 way 4 is
begin
    process (R0, R1, R2, R3, R4, R5, R6, R7, Reg sel)
        begin
             case Reg sel is
                 when "000" \Rightarrow Q \iff R0;
                  when "001" \Rightarrow Q \iff R1;
                 when "010" \Rightarrow Q \iff R2;
                 when "011" \Rightarrow Q \iff R3;
                 when "100" \Rightarrow Q \iff R4;
                 when "101" \Rightarrow Q \iff R5;
                 when "110" => Q <= R6;
                 when "111" \Rightarrow Q \iff R7;
                 when others \Rightarrow Q <= "0000";
             end case;
        end process;
end Behavioral;
```

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity TB_MUX_8_way_4 is
-- Port ();
end TB MUX 8 way 4;
```


```
architecture Behavioral of TB MUX 8 way 4 is
component MUX 8 way 4 is
       Port (R0 : in STD LOGIC VECTOR (3 downto 0);
      R1 : in STD LOGIC VECTOR (3 downto 0);
              : in STD LOGIC VECTOR (3 downto 0);
               : in STD LOGIC VECTOR (3 downto 0);
               : in STD LOGIC VECTOR (3 downto 0);
      R4
               : in STD LOGIC VECTOR (3 downto 0);
      R5
      R6
               : in STD_LOGIC_VECTOR (3 downto 0);
              : in STD LOGIC VECTOR (3 downto 0);
      R7
       Reg sel : in STD LOGIC VECTOR (2 downto 0);
              : out STD LOGIC VECTOR (3 downto 0));
end component;
signal R0, R1, R2, R3, R4, R5, R6, R7, Q : std_logic_vector(3 downto 0);
                                          : std logic vector(2 downto 0);
signal Reg Sel
begin
UUT : MUX 8 way 4 port map(
               => R0,
       R0
        R1
               => R1,
        R2
               => R2
        R3
               => R3,
       R4
              => R4
       R5
              => R5,
       R6
              => R6
       R7
              => R7,
       Reg_sel => Reg_sel,
              => Q);
process
   begin
       R0 <= "0000";
       R1 <= "0001";
       R2 <= "0010";
       R3 <= "0011";
       R4 <= "0100";
       R5 <= "0101";
       R6 <= "0110";
       R7 <= "0111";
        Reg sel <= "010";
        wait for 100ns;
        Reg sel <= "001";</pre>
        wait for 100ns;
        Reg sel <= "111";</pre>
        wait for 100ns;
       Reg sel <= "110";
       wait for 100ns;
    wait;
end process;
```

end Behavioral;

TIMING DIAGRAM



RTL ANALYSIS - SCHEMATIC




2-WAY-4-BIT MUX

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity TB MUX 2 way 4 is
-- Port ( );
end TB_MUX_2_way_4;
architecture Behavioral of TB MUX 2 way 4 is
component Mux 2 way 4 is
   Port ( im val
                          : in STD LOGIC VECTOR (3 downto 0);
          Add sub out : in STD LOGIC VECTOR (3 downto 0);
          Load sel
                           : in STD LOGIC;
                          : out STD LOGIC VECTOR (3 downto 0));
          mux out
end component;
signal im val, Add sub out, mux out : std logic vector(3 downto 0);
signal Load sel
                                      : std logic;
begin
UUT : Mux_2_way_4 port map(
       im val => im val,
       Add sub out => Add sub out,
       Load_sel => Load_sel,
                     => mux_out);
       mux out
process
   begin
       -- Test case 1
       im val <= "1010";</pre>
       Load sel <= '1';
       Add_sub_out <= "0000";
       wait for 100 ns;
       -- Test case 2
```


```
im_val <= "0101";</pre>
    Load sel <= '0';
    Add_sub_out <= "0001";
    wait for 100 ns;
    -- Test case 3
    im_val <= "1111";</pre>
    Load_sel <= '1';
    Add sub_out <= "0010";
    wait for 100 ns;
    -- Test case 4
    im val <= "1100";</pre>
    Load_sel <= '0';
    Add_sub_out <= "0011";
    wait for 100 ns;
    wait;
end process;
```

end Behavioral;

TIMING DIAGRAM



RTL ANALYSIS - SCHEMATIC




2-WAY-3-BIT MUX

DESIGN SOURCE CODE


```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity MUX_2_way_3 is
    Port ( Adder out : in STD LOGIC VECTOR (2 downto 0);
           JMP Address : in STD LOGIC VECTOR (2 downto 0);
          JMP_Flag : in STD_LOGIC;
          mux out
                     : out STD LOGIC VECTOR (2 downto 0));
end MUX 2 way 3;
architecture Behavioral of MUX 2 way 3 is
begin
   process(Adder_out, JMP_Address, JMP_Flag)
       begin
            case JMP_Flag is
               when '1'
                         => mux_out <= JMP_Address;
               when '0' => mux out <= Adder out;
               when others => mux out <= "000";
           end case;
       end process;
end Behavioral;
```

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
```

```
entity TB MUX 2 way 3 is
end TB MUX 2 way 3;
architecture Behavioral of TB MUX 2 way 3 is
    component MUX 2 way 3 is
       Port (
           Adder out : in STD LOGIC VECTOR (2 downto 0);
            JMP Address : in STD LOGIC VECTOR (2 downto 0);
            JMP_Flag : in STD_LOGIC;
           mux out : out STD LOGIC VECTOR (2 downto 0)
        );
    end component;
    signal Adder_out, JMP_Address : STD_LOGIC_VECTOR (2 downto 0);
                      : STD_LOGIC;
    signal JMP_Flag
    signal mux_out
                                : STD LOGIC VECTOR (2 downto 0);
begin
   UUT : MUX 2 way 3
       port map (
           Adder out => Adder out,
           JMP Address => JMP Address,
           JMP_Flag => JMP_Flag,
                      => mux_out
           mux_out
        );
    stimulus process : process
   begin
        -- Test case 1
       Adder out <= "010";
       JMP Address <= "000";
       JMP Flag <= '0';
       wait for 100 ns;
        -- Test case 2
       Adder out <= "011";
       JMP Address <= "001";
       JMP Flag <= '0';</pre>
       wait for 100 ns;
        -- Test case 3
       Adder_out <= "100";
       JMP Address <= "101";</pre>
       JMP Flag <= '0';</pre>
       wait for 100 ns;
        -- Test case 4
       Adder out <= "111";
       JMP Address <= "110";
       JMP Flag <= '1';</pre>
       wait for 100 ns;
       wait;
    end process;
end Behavioral:
```



RTL ANALYSIS - SCHEMATIC



XDC FILE

```
## Clock signal
set_property PACKAGE_PIN W5 [get_ports Clk]
    set_property IOSTANDARD LVCMOS33 [get_ports Clk]
    create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5}
[get_ports Clk]

## LEDs
set_property PACKAGE_PIN U16 [get_ports {LED_Out[0]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {LED_Out[0]}]
set_property PACKAGE_PIN E19 [get_ports {LED_Out[1]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {LED_Out[1]}]
set_property PACKAGE_PIN U19 [get_ports {LED_Out[2]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {LED_Out[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LED_Out[2]}]
set_property PACKAGE_PIN V19 [get_ports {LED_Out[3]}]
```

```
set property IOSTANDARD LVCMOS33 [get ports {LED Out[3]}]
##7 segment display
set property PACKAGE PIN W7 [get ports {Out 7Seg[0]}]
    set property IOSTANDARD LVCMOS33 [get ports {Out 7Seg[0]}]
set property PACKAGE PIN W6 [get ports {Out 7Seg[1]}]
    set property IOSTANDARD LVCMOS33 [get ports {Out 7Seg[1]}]
set property PACKAGE PIN U8 [get ports {Out 7Seg[2]}]
    set property IOSTANDARD LVCMOS33 [get ports {Out 7Seg[2]}]
set_property PACKAGE_PIN V8 [get_ports {Out_7Seg[3]}]
    set property IOSTANDARD LVCMOS33 [get ports {Out 7Seg[3]}]
set property PACKAGE PIN U5 [get ports {Out 7Seg[4]}]
   set property IOSTANDARD LVCMOS33 [get ports {Out 7Seg[4]}]
set_property PACKAGE_PIN V5 [get_ports {Out_7Seg[5]}]
    set property IOSTANDARD LVCMOS33 [get ports {Out 7Seg[5]}]
set property PACKAGE_PIN U7 [get_ports {Out_7Seg[6]}]
    set property IOSTANDARD LVCMOS33 [get ports {Out 7Seg[6]}]
##Buttons
set property PACKAGE PIN U18 [get ports Reset]
    set property IOSTANDARD LVCMOS33 [get ports Reset]
```

CONCLUSION

The lab project involved designing a nano processor capable of executing a set of simple instructions. It incorporated components such as an Add/Subtract unit, a Program Counter, an Instruction Decoder, and a Register Bank. By leveraging pre-developed components from previous labs, the integration process was made smoother. Through simulations, the functionality of the components and the overall processor was verified. The project provided an opportunity to enhance skills in communication, coordination, task distribution, and component integration.