Date:

EXPNO: 7

Name: Design a mod 4 Synchronous up / down counter with a control line using D flip slops.

A Paratus used:

1- D flip flops - 2

2. Xorgate - 1


3. Clock

Theory:

up Edown counter is a combination of both up counter and down counter It has a control line to select weather the counter is up counter of down counter.

E since its synchronous counter it has common clock for both slipslops.

State diagram:



State table:

Catul 1/p	Presnent State		Next State		Excitation table for DSf	
C	Q _A	OB	Onn	DON	$\mathcal{D}_{\mathcal{A}}$	$\mathcal{D}_{\mathcal{B}}$
0	0	0	0	0	Ol	0
0	1	0	1	1	l	
0	l	1	0	0	O	0
1	0	0	1	1	l	
1	0	1	0	0	0	0
1	1	0	0	1	0	The state of the s
1				0	1	0

Practical Procedure:

- 1.) Ic's we placed on bread board
- 2) connection are made apper designed circuit
 - 3) make sure of Power Supply as Propers adiquit

Obsrvations:

- 1. A synchronous 2-bit **up/down counter** built from D flipflops. Depending on the logic value on the *Up/down* input, the counter will increment or decrement its value on the falling edge of the clock signal. The additional *enable* input down (1) or up(0) counting. 2.in this type of counter the clock supplied id common to all flip flops and can perform both increment and decrement operation based on the control input.
- 3. Counter are used not only for counting but also for measuring frequency and time; increment memory addresses. Counter are specially designed synchronous sequential circuits, in which, the state of the counter is equal to the count held in the circuit by the flip flops

Name:kaushik Gupta Regno:201900318 Date:16/03/2021

Sign:



