Experiment no: 4

Experiment Name: Construction & Varification of Slip-Slop:

Aim: construct: (i) SR flipflop (ii) O Stip Stop (VII) JK Slipflop (iv) T flip flop

Apparatus Required:

Quantity: 6 · Nandgate - 1 1. Norgate - 16 7402 -2. Not gate - 1C7404 -

3 And gate - 107408

Theory: tonnecting wire

Slipflop is a basic Storage element used to store 1 bit of data. Stipslop & latches are fundamental building block of any Sequential Circuit


Slip flop are used in counters, registers & sequence generators,

Their are four types of flip flops.

1 S-R Slip Slop They are edge - sensitive or 11 D - SIIP Flap -ve edge trigg ered. 11 JK - Slip Hap For yest Part of clock pulse, the HipHap remains insensitive IVT - Slip flop.


(1) SR Stip Stop!

	InPut		Output
Qt	5	R	0++1
0	0	0	0
0	0	1	0
0	1	0	
0	1		Indeterminate
1	0	0	\
	0	1	O
1	l	O	
i	١	ı	Indeterminate




(ii) D flip flop:

InPut		OUTPUT
Q+	D	Qt+1
0	0	0
0		
1	0	0
1)	١
1	i	i i




(iii) JK flipflop:

11	OutPut		
Q+	J	K	0++1
0	0	0	0
0		1	0
00	1	0	
	0	0	Ö
- Automotive	1	0	
	,	1	1
	Į	(0



(IV) T Slip Slop:

InPa	OUTPUT	
Q+	7	Qtti
0	0	0
1		
	0	
		0



Practical Procedure:

- 1. Ic's are placed properly on the bread board of Ic Kit
- 2 Connections are made as per the designed circuit diagram.
- 3. Power supply to the bread board is turned on.

4 Circuit is varified as per the characteristic table of Circuit

Observations & conclutions:

S-R- Slip Slop:

- 1) It consists of 2 and gate & 2 norgate.
- 2) S-Set & R-Reset These are active only if clock is active
- 3) in case of S=R=1 The output is of $Q=\overline{Q}=D$ since Thus is wrong & o is not compliment of a that case is called indeterminate State.

D-flipflop:

- Distinsists of orgate, & 2 and gates & 2 norgate,
- 3) Itisa modified vession of S-R SIIPSlop &
- 3) its called data flipflop, its one of the most commonly used flipflop to
- t) it has has only one input & its negation is used to given an infot.

- 5) In this we are avoiding the State S=K=1, J-K Slip flop: 1) It consists of 4 nand gates. 2) it overcomes situation of J= K=1, but togglhing occurry 3) its only active if clock is active. 4) except for J=K=1 The Yest behaviour of Thisflipflops Same as S-R Slipflop. T Slipslop: 3) it consists of h nandgates, 2) But it hasonly 1 o input, T, This flipflap is called taggle flip flop. 3) its used if we only want toggling effect in own output
 - 4) It's a modification of JK Slipstop, its active only if clock is active.

Name: Kaushik Gupta Regno: 201900318 Pate:212121

Sign: Kaushik

