

Experiment no: 4

Experiment Name: Construction & Verification of Flip-Flop:

Aim: Construct: (i) S R Flipflop
(ii) D flip flop
(iii) JK Flipflop
(iv) T flip flop

Apparatus Required:

	Quantity:
1. Nor gate - IC 7402 -	1
2. Not gate - IC 7404 -	1
3. And gate - IC 7408 -	1
4. Connecting wire	
5. Clock.	

Theory:

Flip flop is a basic storage element used to store 1 bit of data. Flipflop & latches are fundamental building block of any Sequential Circuit.

Flipflop are used in counters, registers & sequence generators.

There are four types of flip flops.


- i S-R Flip flop
- ii D - Flip Flop
- iii JK - Flip flop
- iv T - flip flop.

They are edge-sensitive or -ve edge triggered.

For rest part of clock pulse, the flipflop remains insensitive.


(i) SR flip flop:

Input			Output
Q_t	S	R	Q_{t+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	Indeterminate
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	Indeterminate




(ii) D flip flop:

Input		Output
Q_t	D	Q_{t+1}
0	0	0
0	1	1
1	0	0
1	1	1




(iii) JK flip flop:

Input			Output
Q_t	J	K	Q_{t+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0



(iv) T flip flop:

Input		Output
Q_t	T	Q_{t+1}
0	0	0
0	1	1
1	0	1
1	1	0



Practical Procedure:

1. IC's are placed properly on the bread board of IC kit
2. Connections are made as per the designed circuit diagram.
3. Power supply to the bread board is turned on.
4. Circuit is verified as per the characteristic table of Circuit.

Observations & conclusions:

S-R flip flop:

- 1) It consists of 2 and gate & 2 norgate.
- 2) S - Set & R - Reset These are active only if clock is active
- 3) in case of $S=R=1$ The output is of $Q = \bar{Q} = 0$ Since This is wrong & 0 is not complement of \bar{Q} that case is called indeterminate state.

D- flip flop:

- 1) It consists of 1 or gate, 2 and gates & 2 norgate,
- 2) It is a modified version of S-R flip flop &
- 3) It is called data flip flop, it is one of the most commonly used flip flop to store data. (D)
- 4) It has only one input, & its negation is used to give an input.

5) In this we are avoiding the state $S=R=1$,

J-K Flip flop:

- 1) It consists of 4 nand gates.
- 2) it overcomes situation of $J=K=1$, but toggling occurs
- 3) its only active if clock is active.
- 4) except for $J=K=1$ The rest behaviour of This flip flop is same as S-R flip flop.

T Flip flop:

- 1) It consists of 4 nand gates.
- 2) But it has only 1 ϕ input, T, This flip flop is called toggle flip flop.
- 3) its used if we only want toggling effect in our output
- 4) Its a modification of JK flip flop, its active only if clock is active.


Name: Kaushik Gupta

Reg no: 201900318

Date: 21/2/21


Sign: Kaushik

kaushik Gupta_201900318




Kaushik

kaushik Gupta_201900318




Kaushik

kaushik Gupta_201900318




Kaushik

kaushik Gupta_201900318




Kaushik

kaushik Gupta_201900318




Kaushik

kaushik Gupta_201900318




Kaushik

kaushik Gupta_201900318




Kaushik

KaushikGupta 201900318



Kaushik

KaushikGupta 201900318



Kaushik