

Date: _____
Experiment Number: 6
Experiment name: Design of a mod 16-Synchronous
up counter using J-K ~~ff~~ flip flops.

Aparatus used:

1. AND gate - IC 7408
2. JK-ff - IC 7473/7476
3. connecting wires
- 4 - Power supply.

Theory:

Synchronous up counter (4bit) counts from 0000 to 1111 after that it resets. Its operating range is much higher than asynchronous counter, this type counter has common clock to operate all the flip flops.

Present State	Nextstate	Excitation table of JK flip-flop			
$Q_A Q_B Q_C Q_D$	$Q_{AN} Q_{BN} Q_{CN} Q_{DN}$	$J_A K_A$	$J_B K_B$	$J_C K_C$	$J_D K_D$
0 0 0 0	0 0 0 1	0 x	0 x	0 x	1 x
0 0 0 1	0 0 1 0	0 x	0 x	1 x	x 1
0 0 1 0	0 0 1 1	0 x	0 x	x 0	1 x
0 0 1 1	0 1 0 0	0 x	1 x	x 1	x 1
0 1 0 0	0 1 0 1	0 x	x 0	0 x	1 x
0 1 0 1	0 1 1 0	0 x	x 0	1 x	x 1
0 1 1 0	0 1 1 1	0 x	x 0	x 0	x x
0 1 1 1	1 0 0 0	0 x	x 1	x 1	x 1
1 0 0 0	1 0 0 1	x 0	0 x	0 x	1 x
1 0 0 1	1 0 1 0	x 0	0 x	1 x	x 1
1 0 1 0	1 0 1 1	x 0	0 x	x 0	1 x
1 0 1 1	1 1 0 0	x 0	1 x	x 1	x 1
1 1 0 0	1 1 0 1	x 0	x 0	0 x	1 x
1 1 0 1	1 1 1 0	x 0	x 0	1 x	x 1
1 1 1 0	1 1 1 1	x 0	x 0	x 0	x x
1 1 1 1	0 0 0 0	x 1	x 1	x 1	x 1

K-map for J_A :

ϕ, ϕ_B	00	01	11	10
00	0	0	0	0
01	0	0	1	0
11	x	x	x	x
10	x	x	x	x

$$J_A = \phi_c \phi_p \phi_B$$

K-map For J_B :

ϕ, ϕ_B	00	01	11	10
00	0	0	1	x
01	x	x	x	x
11	x	x	x	x
10	0	0	1	0

$$J_B = \phi_c \phi_p$$

ϕ, ϕ_B	00	01	11	10
00	x	x	x	x
01	x	x	1	x
11	0	0	1	0
10	0	0	0	0

$$J_B = \phi_c \phi_p \phi_B$$

K-map For K_B :

ϕ, ϕ_B	00	01	11	10
00	x	x	x	x
01	0	0	1	0
11	0	0	1	0
10	x	x	x	x

$$K_B = \phi_c \phi_p$$

K-map for J_c :

$AB \backslash C$	00	01	11	10
00	0	1	X	X
01	0	1	X	X
11	0	1	X	X
10	0	1	X	X

$$J_c = 0$$

K-map for K_c :

$AB \backslash C$	00	01	11	10
00	0	1	1	X
01	0	X	X	X
11	0	1	1	X
10	0	1	X	X

$$K_c = 0$$

K-map for J_D :


$AB \backslash C$	00	01	11	10
00	1	X	X	1
01	1	X	X	1
11	1	X	X	1
10	1	X	X	1

$$J_D = K_D = 1$$

K-map for K_D :

$AB \backslash C$	00	01	11	10
00	X	1	1	X
01	X	1	1	X
11	X	1	1	X
10	X	1	1	X

Stated diagram:



Design & Practical procedure:


1. Truth table of 4 bit binary to gray code converter is prepared.
2. K-map for all the output var (A, B, C, D) are drawn.
3. Circuit diagram is drawn as per simplified expression of output variable obtained.
4. ICs are placed on the bread board of IC trainer kit.
5. Connections are made properly & power is turned on.

Observations:-


- Counter is a device which stores (and sometimes displays) the number of times a particular event or process has occurred, often in relationship to a clock signal. Counter are used in digital electronics for counting purpose, they can count specific event happening in the circuit.
- The one advantage of synchronous counter over asynchronous counter is, it can operate on higher frequency than asynchronous counter as it does not have cumulative delay because of same clock is given to each flip flop.
- Synchronous Counters are so called because the clock input of all the individual flip-flops within the counter are all clocked together at the same time by the same clock signal.
- MOD Counters are cascaded counter circuits which count to a set modulus value before resetting. The job of a counter is to count by advancing the contents of the counter by one count with each clock pulse.
- In this experiment we have use four JK flip flop for the mod counter.

Name: kaushik gupta
Regno:201900318
sign:kaushik
Date:9|3|2021


201900318 KAUSHIK GUPTA




201900318 KAUSHIK GUPTA




201900318 KAUSHIK GUPTA




201900318 KAUSHIK GUPTA




201900318 KAUSHIK GUPTA




201900318 KAUSHIK GUPTA




201900318 KAUSHIK GUPTA




201900318 KAUSHIK GUPTA




201900318 KAUSHIK GUPTA




201900318 KAUSHIK GUPTA




201900318 KAUSHIK GUPTA




201900318 KAUSHIK GUPTA




201900318 KAUSHIK GUPTA



201900318 KAUSHIK GUPTA



201900318 KAUSHIK GUPTA



201900318 KAUSHIK GUPTA

