ENP No: 15.

Exp name: Varification of registers.

Aim: To realize and study of shift register in.

(1) SISO

(ii) SIPO

(iii) PIPO

(iv) Piso.


Apparatus needed:

Dflipflop - 167474 2


2:1 mux - 3

Connecting wives

Theory: (SISO)




CP	Data	Op
012345	0 1 0	× × × × 0




(P	Pata	Q_{Λ}	do	Q	Qo
0 (2 3 4	1 6 1 0 1	X I O I	×	X X G I	X X X I

-



CP	Pata in							
	DA	· Po	Dc	DP	Q A	00	Q_c	Op
6		0	1	0	1	×	×	×
1	X	×	\checkmark	×	J.	0	1	0



PRACTICAL PROCEDURE:

- 1. ICs are placed properly on the bread board of the IC trainer kit.
- 2. Connections are made as per the designed circuit diagram. 3. Power supply to the board is turned ON.
- 4. Circuit is verified as per the truth table of the circuit.

Student's Observations:

- Serial-in to Serial-out (SISO) the data is shifted serially "IN" and "OUT" of the register, one bit at a time in either a left or right direction under clock control.
- Serial-in to Parallel-out (SIPO) the register is loaded with serial data, one bit at a time, with the stored data being available at the output in parallel form.


- Parallel-in to Parallel-out (PIPO) the parallel data is loaded simultaneously into the register, and transferred together to their respective outputs by the same clock pulse.
- Parallel-in to Serial-out (PISO) the parallel data is loaded into the register simultaneously and is shifted out of the register serially one bit at a time under clock control.

to this more of the or

Name:kaushik Gupta

Regno:201900318


Date:20|4|21 Sign: kaushik




kaushik gupta


201900318


SERIAL IN SERIAL OUT (SISO)




kaushik gupta 201900318 SERIAL IN SERIAL OUT (SISO)







kaushik gupta 201900318



kaushik gupta 201900318 SERIAL IN PARALLEL OUT (SIPO)

kaushik gupta 201900318 LLEL IN PARALLEL OUT (PIPO QB

kaushik gupta 201900318 PARALLEL IN PARALLEL OUT (PIPO)

