



Timing Constraint:

17. 01. 2024.
Ercegović, Lang, Moreno



Setup Requi: $t_p + t_D + t_s < T/2 + t_c$
 Hold Requi: $T/2 + t_c + t_h < T + t_p + t_D$


t_s & t_h are not equal

$t_p < 40ns$ $t_s = 10ns$ $t_h = 30ns$ 30MHz processor

$-10 < t_D - t_c < 10$ $t_c = 2ns$


$\max(t_p + t_D) + t_s < \min(t_c + T/2)$
 $(40 + 10 + 10)ns < T/2$ $T > 120ns$

$\frac{1}{120} \approx 8.3 MHz$



Asynchronous Bit Interface:

Serial Port on PC -



RS 232

