





Interfaces / Interfacing: 15.01.2024

Synchronous
(A)synchronous



Propagation speed $(LC)^{-1/2}$ or $\frac{1}{\sqrt{LC}}$



Coupled cable:


$$\epsilon_r = 2.3$$

$$\frac{c}{\sqrt{\epsilon_r}} = \frac{3 \times 10^8 \text{ m/s}}{\sqrt{2.3}} \approx 20 \text{ cm/ns}$$

$$\text{PCB: } 1.4 \times (1.4 + \epsilon_r)^{-1/2} \text{ cm/ns} \approx 17 \text{ cm/ns}$$

$$\epsilon_r = 5$$

$$3 \times 10^8 \text{ m/s} = 30 \text{ cm/ns}$$



t_p = prop. delay.


t_d = delay of data
 t_c = delay of clk.

-RC-

Setup & Hold times -

Setup t_{su} - Data must reach its stable value/new value at least (t_{su}) before the clk edge (\downarrow)

Hold time t_h - Data must be held constant (stable) for at least (t_h) after the clk edge



Ercegović, Lang, Moreno.