## Datapath Components-Part II

Jia Chen jiac@ucr.edu

## Datapath components

Multiplexer Decoder

Adder Subtractor

Register Encoder

Shifter Counter

Multiplier Divider

Comparator ...

# Registers

## Registers


- Register: logic unit used to store multiple bits in a sequential logic circuit
  - A basic register can be built simply by using multiple D-FFs
  - > Two common types of registers:

Parallel load register

**Shift register** 

#### Parallel load register


 Parallel load register: individual bit values in the register are loaded simultaneously.




### Shift register

- Shift register: a register that provides the ability to shift its contents
  - The D-FFs share a single clock signal, which causes the data stored in the system to shift from one location to the next


For example,




### What will we output 4 cycles later?




## 1 cycle later?




#### 2 cycles later?




#### 3 cycles later?



### 4 cycles later (aka the beginning of the 5<sup>th</sup> cycle)?




### What will we output 4 cycles later?



## Let's play with the shift register more...

 For the extended shift register, what sequence of input will circuit output "1" after 4 clock cycles?


```
A. (1, 1, 1, 1)
```



## Let's play with the shift register more...

 For the extended shift register, what sequence of input will the circuit output "1" after 4 clock cycles?


```
A. (1, 1, 1, 1)
```



### 4-bit up-counter


Expectation:

Outputs  $Q_3Q_2Q_1Q_0$  count in the sequence 0, 1, 2, ..., 14, 15, 0, 1, and so on



Timing diagram

## 4-bit up-counter




1	0	0	0	
2	0	0	1	
2 3 4 5 6	0	0	1	ı
4	0	1	0	
5	0	1	0	
6	0	1	1	
7	0	1	1	
8 9	1	0	0	
9	1	0	0	
10	1	0	1	
11	1	0	1	
12	1	1	0	
13	1	1	0	
14	1	1	1	
15	1	1	1	

0

 $Q_3 Q_2 Q_1 Q_0$ 

Q <sub>0</sub> always changes
$Q_1$ changes only when $Q_0 = 1$
$Q_2$ changes only when $Q_1 = Q_0 = 1$
$Q_3$ changes only when $Q_2 = Q_1 = Q_0 = 1$

#### **Up-counter**



Counter counts the clock pulses only if Enable = 1.

$$D_{0} = Q_{0} \oplus Enable \longrightarrow Q_{0}(t+1) = \overline{Q_{0}(t)} \text{ if } Enable = 1$$

$$D_{1} = Q_{1} \oplus Q_{0} \cdot Enable = Q_{1} \oplus Q_{0} \cdot Enable$$

$$D_{2} = Q_{2} \oplus Q_{1} \cdot Q_{0} \cdot Enable = Q_{2} \oplus Q_{1} \cdot Q_{0} \cdot Enable$$

$$D_{3} = Q_{3} \oplus Q_{2} \cdot Q_{1} \cdot Q_{0} \cdot Enable = Q_{3} \oplus Q_{2} \cdot Q_{1} \cdot Q_{0} \cdot Enable$$


 $Q_0$  always changes  $Q_1$  changes only when  $Q_0 = 1$   $Q_2$  changes only when  $Q_1 = Q_0 = 1$  $Q_3$  changes only when  $Q_2 = Q_1 = Q_0 = 1$ 

#### Z:


- 1) Status indicator, all 1s
- 2) Makes it easy for concatenating

#### Counters


- Sequences through a fixed set of patterns
- Note: definition is general
- For example, the one in the figure is a type of counter called Linear Feedback Shift Register (LFSR)




#### Counters




### After one clock cycle




### After two clock cycles




### After three clock cycles




### After four clock cycles




### After five clock cycles



### After six clock cycles




### After seven clock cycles



After eight clock cycles

• Assume that initially, O1 = 1, O2 = 0, O3 = 0, O4 = 1

Back to the initial status!!




## Shifters

#### **Shifters**

- Logical shifter: shifts value to left or right and fills empty spaces with 0's
  - $\cdot$  11001 >> 2 = 00110 (right)
  - $\cdot$  11001 << 2 = 00100 (left)
- Arithmetic shifter: same as logical shifter, but on right shift, fills empty spaces with the old most significant bit
  - Ex: 11001 >>> 2 = 11110 (right)
  - Ex: 11001 <<< 2 = 00100 (left)
- Rotator: rotates bits in a circle, such that bits shifted off one end are shifted into the other end
  - Ex: 11001 ROR 2 = 01110 (right)
  - Ex: 11001 ROL 2 = 00111 (left)

#### Shift "Right"




Example: Example: if 
$$S = 11$$
 if  $S = 10$  then  $Y3 = 0$   $Y3 = 0$   $Y2 = 0$   $Y1 = 0$   $Y1 = A3$   $Y0 = A3$ 


The "chain" of multiplexers determines how many bits to shift

Based on the value of the selection input (shamt = shift amount)

If S=11, shift right by 3 bits



#### Shift "left"





Based on the value of the selection input (shamt = shift amount)


Example: Example: Example: if S = 10if S = 01if S = 11then then then Y3 = A2 Y3 = A1 Y3 = A0Y2 = 0Y2 = A1 Y2 = A0Y1 = 0Y1 = A0 Y1 = 0Y0 = 0Y0 = 0Y0 = 0


The "chain" of multiplexers determines how many bits to shift

We don't need to modify the circuit, just change the order of inputs!










## Encoder


#### **Binary Encoders**



A  $2^n$ -to-n binary encoder.

Exactly one of input signals should have a value of 1 (one-hot coded), and the outputs present the binary number that identifies which input is equal to 1.

#### **Binary Encoders**



4-to-2 binary encoder

Encoders can be used for efficient data communication and storage, since 2<sup>n</sup> bits are compressed to n bits in the process.

## Comparator

#### Comparator

- > A comparator compares the relative values of two binary numbers.
- > If we design a comparator comparing two 4-bit unsigned numbers using a truth table, we need  $2^8 = 256$  rows.
- We actually can compare the two numbers bit by bit.

$$A = a_3 a_2 a_1 a_0$$
 unsigned

$$B = b_3b_2b_1b_0$$
 unsigned

Define 
$$i_k = (b_k \oplus a_k)'$$
 -----  $i_k$  gives a 1 if  $b_k = a_k$ 

Then


$$A = B \qquad AeqB = i_3 i_2 i_1 i_0$$

A > B AgtB = 
$$a_3b_3' + i_3a_2b_2' + i_3i_2a_1b_1' + i_3i_2i_1a_0b_0'$$


$$A < B$$
 AltB = (AgtB + AeqB)'

Note that we can compare the bits of A and B at the same position from left to right. When we found a difference, the comparison is done.

#### Comparator



# Multiplier



## Divider

## Division of positive binary numbers

- Repeated subtraction
  - Set quotient to 0
  - Repeat while (dividend >= divisor)
    - Subtract divisor from dividend
    - Add 1 to quotient
  - When dividend < divisor:</li>
    - Reminder = dividend
    - Quotient is correct