
# EE 168: Introduction to VLSI Homework 2

Kaushik Vada

October 29, 2025


### Problem 1: Static CMOS Gate Design

Design the static complementary gates (CMOS gates) for the following logic expressions using pull-up/pull-down networks. Use a truth table to show logical equivalence for converted expressions. Assume inverted variables are available, i.e., you do not have to add inverters for complementary variables.




	$a+b=(a'\cdot b')'$					
01     10     0     1     1       10     01     0     1     1	ab	a'b'	$a' \cdot b'$	$(a' \cdot b')'$	a + b	
10 01 0 1 1	00	11	1	0	0	
	01	10	0	1	1	
11 00 0 1 1	10	01	0	1	1	
11 00 0 1 1	_11	00	0	1	1	

**a**)




ab = (a' + b')'					
ab	a'b'	a' + b'	$(a' \cdot b')'$	a+b	
00	11	1	0	0	
01	10	1	0	0	
10	01	1	0	0	
11	00	0	1	1	

b)



$(a+b)c = ((a+b)' + c')' = ((a' \cdot b') + c')'$					
abc	a'b'c'	$a' \cdot b'$	$(a' \cdot b') + c'$	$((a'\cdot b')+c')'$	(a+b)c
000	111	1	1	0	0
001	110	1	1	0	0
010	101	0	1	0	0
011	100	0	0	1	1
100	011	0	1	0	0
101	010	0	0	1	1
110	001	0	1	0	0
111	000	0	0	1	1

**c**)





$(ab)' + (cd) = (ab \cdot (c' + d'))'$					
abcd	ab	c'd'	c' + d'	$ab \cdot (c' + d')$	$(ab \cdot (c'+d'))'$
0000	0	11	1	0	1
0001	0	10	1	0	1
0010	0	01	1	0	1
0011	0	00	0	0	1
0100	0	11	1	0	1
0101	0	10	1	0	1
0110	0	01	1	0	1
0111	0	00	0	0	1
1000	0	11	1	0	1
1001	0	10	1	0	1
1010	0	01	1	0	1
1011	0	00	0	0	1
1100	1	11	1	1	0
1101	1	10	1	1	0
1110	1	01	1	1	0
1111	1	00	0	0	1


d)


## Problem 2: Complex Gate Implementations

Write the defining logic expressions and draw the transistor level schematic for each complex gate below.










3. Draw the circuit level schematic from the follow layout design. Write the logic expression of the extracted logic. The inputs are indicated by 'A' and 'B' and the output by the "OUT" label.



4. Size the transistors in each of those gates so that its pullup and pulldown times are approximate equal. Assume effective resistances for NMOS as  $R_n = 6.47 \text{K}\Omega$ , for PMOS as  $R_p = 29.6 \text{K}\Omega$ . The loading capacitance for the network is CL. Please show all the steps. Please consider the following two cases:

(1) In the worst case


tr = te = (Rup + Ru) CL = (Rdown + Ru) CL (2) In the best case


a) 
$$f = a'b'c'+d'$$


c) 
$$f = a'b+bc$$

b) 
$$f = a'b' + c'd'$$
  
c)  $f = a'b + bc$   $\frac{\mu_{\psi}}{\mu_{\psi}} = \frac{29.6}{6.41} = \frac{2960}{6.47} = 4.535$ 

a) &= a'b'c' +d'= ((a+b+c) -d)







$$\frac{2 \cdot \frac{2960}{647} \circ \frac{L_0}{W_p} = 1 \cdot \frac{L_0}{W_0}$$

$$\frac{9.15 \cdot \frac{L_0}{W_0} = \frac{L_0}{W_0}$$

#### Problem 5: Effective Resistance with Varying Load Capacitance

Compute the value of  $R_{\rm eff}$  required to model the behavior of an inverter that reaches 50% of its output value at 20 ps with load  $C_L$  equal to  $3C_1$ ,  $4C_1$ , and  $5C_1$ . What effect does load capacitance have on the effective resistance?  $(C_1 = 0.89 \times 10^{-15})$ 

$$C_{1} = 0.89 \,\text{fF}, \qquad t_{s} = 20 \,\text{ps}, \qquad \frac{V_{f}}{V_{0}} = 0.5$$

$$R_{\text{eff}} = \frac{t_{s}}{C_{L} \ln\left(\frac{V_{f}}{V_{0}}\right)}$$

$$C_{L} = 3C_{1} \implies R_{\text{eff}} = \frac{20 \times 10^{-12}}{3 \times 0.89 \times 10^{-15} \ln(0.5)} = 1.081 \times 10^{4} \,\Omega = 10.81 \,\text{k}\Omega$$


$$C_{L} = 4C_{1} \implies R_{\text{eff}} = \frac{20 \times 10^{-12}}{4 \times 0.89 \times 10^{-15} \ln(0.5)} = 8.11 \times 10^{3} \,\Omega = 8.11 \,\text{k}\Omega$$

$$C_{L} = 5C_{1} \implies R_{\text{eff}} = \frac{20 \times 10^{-12}}{5 \times 0.89 \times 10^{-15} \ln(0.5)} = 6.48 \times 10^{3} \,\Omega = 6.48 \,\text{k}\Omega$$

$$\text{Larger } C_{L} \Rightarrow \text{smaller } R_{\text{eff}}.$$

# Problem 6: Transition Times for Four-Input NAND Driving NOR Gate

Compute transition times for a four-input NAND gate with 8/2 pulldown (the W/L = 8/2 for n-type transistors) and 8/2 pullup that drives an identically sized NOR four-input gate (the NAND gate only drives one input of the NOR gate).



#### Problem 7: Rise Time with Different Interconnects

Compute rise time for a two-input NAND gate with 8/2 pull-down and 8/2 pull-up that drives the interconnects described below (assume the wire impedance is modeled as a single lump):

$$R_{\rm up} = 1 \cdot \frac{L_p}{W_p} \cdot R_p = 1 \times \frac{2}{8} \times 29.6 = 7.4 \,\mathrm{k}\Omega, \qquad \lambda = \frac{180}{2} = 90 \,\mathrm{nm} = 0.09 \,\mu\mathrm{m}$$

$$A = WL, \qquad P = 2(W + L)$$

a) Poly interconnect  $(W = 3\lambda, L = 300\lambda)$ :

$$R_L = 8\frac{L}{W} = 8\frac{3000\lambda}{3\lambda} = 800 \ \Omega,$$
  
 $C_L = 63 \times 10^{-18} (27 \cdot 0.27 + 2(27 + 0.27)) = 3.90 \times 10^{-15} \,\mathrm{F},$   
 $t_r = -(7.4 \times 10^3 + 800) \,C_L \,\ln 0.1 = 73.55 \,\mathrm{ps}.$ 

**b)** Metal-1 interconnect  $(W = 4\lambda, L = 600\lambda)$ :

$$R_L = 0.08 \frac{L}{W} = 0.08 \frac{600\lambda}{4\lambda} = 12 \Omega,$$
  
 $C_L = 36 \times 10^{-18} (54 \cdot 0.36) + 54 \times 10^{-18} 2(54 + 0.36) = 6.57 \times 10^{-15} \,\mathrm{F},$   
 $t_r = -(7.4 \times 10^3 + 12) \,C_L \ln 0.1 = 111.98 \,\mathrm{ps}.$ 

c) Metal-2 interconnect  $(W = 4\lambda, L = 1200\lambda)$ :

$$R_L = 0.08 \frac{L}{W} = 0.08 \frac{1200\lambda}{4\lambda} = 24 \Omega,$$
  
 $C_L = 36 \times 10^{-18} (108 \cdot 0.36) + 51 \times 10^{-18} 2(108 + 0.36) = 1.245 \times 10^{-14} \,\mathrm{F},$   
 $t_r = -(7.4 \times 10^3 + 24) \,C_L \ln 0.1 = 212.25 \,\mathrm{ps}.$ 

#### Problem 8: Buffer Insertion Delay Optimization

For a metal 1 wire with  $R_{\rm int} = 500 \,\Omega$ ,  $C_{\rm int} = 200 \,\rm fF$ , and minimum-size buffer parameters  $R_0 = 6.47 \,\rm k\Omega$  and  $C_0 = 1.78 \,\rm fF$ , determine the 50% delay in the following cases:

- a) One buffer inserted, one section (k = 1), buffers at minimum size (h = 1).
- **b)** Two buffers inserted, wire divided into two sections (k=2), buffers at minimum size (h=1).
- c) Two buffers inserted, wire divided into two sections (k = 2), buffers sized to twice minimum (h = 2).
- d) Optimal number of buffers, buffer size, and the resulting minimum 50% delay.

$$T_{50\%}(k,h) = k \left[ 0.7 \frac{R_0}{h} \left( \frac{C_{\text{int}}}{k} + hC_0 \right) + R_{\text{int}} \left( 0.4 \frac{C_{\text{int}}}{k} + 0.7 hC_0 \right) \right]$$

a) Minimum-size single buffer (k = 1, h = 1):

$$\alpha = 0.7R_0 = 4.529 \times 10^3 \,\Omega,$$

$$C_{\Sigma} = C_{\text{int}} + C_0 = 201.78 \times 10^{-15} \,\text{F},$$

$$\beta = 0.4C_{\text{int}} + 0.7C_0 = 81.246 \times 10^{-15} \,\text{F},$$

$$T_{50\%} = \alpha C_{\Sigma} + R_{\text{int}}\beta = 9.5448 \times 10^{-10} \,\text{s} = 954.48 \,\text{ps}.$$

**b)** Two sections with minimum buffers (k = 2, h = 1):

$$C_{\text{stage}} = \frac{C_{\text{int}}}{2} + C_0 = 101.78 \times 10^{-15} \,\text{F},$$

$$\beta_{\text{stage}} = 0.4 \frac{C_{\text{int}}}{2} + 0.7C_0 = 41.246 \times 10^{-15} \,\text{F},$$

$$T_{50\%} = 2 \left[ \alpha C_{\text{stage}} + \frac{R_{\text{int}}}{2} \beta_{\text{stage}} \right] = 9.4255 \times 10^{-10} \,\text{s} = 942.55 \,\text{ps}.$$

c) Two sections with buffers twice minimum (k = 2, h = 2):

$$\alpha_2 = 0.7 \frac{R_0}{2} = 2.2645 \times 10^3 \,\Omega,$$

$$C_{\text{stage}} = \frac{C_{\text{int}}}{2} + 2C_0 = 103.56 \times 10^{-15} \,\text{F},$$

$$\beta_{\text{stage}} = 0.4 \frac{C_{\text{int}}}{2} + 0.7(2C_0) = 42.492 \times 10^{-15} \,\text{F},$$

$$T_{50\%} = 2 \left[ \alpha_2 C_{\text{stage}} + \frac{R_{\text{int}}}{2} \beta_{\text{stage}} \right] = 4.9027 \times 10^{-10} \,\text{s} = 490.27 \,\text{ps}.$$

d) Optimal buffering:

$$k_{\text{opt}} = \sqrt{\frac{0.4R_{\text{int}}C_{\text{int}}}{0.7R_0C_0}} = 2.23,$$

$$h_{\text{opt}} = \frac{R_0C_{\text{int}}}{R_{\text{int}}C_0} = 38.13,$$

$$T_{50\%}^{\text{min}} = 2.5\sqrt{R_0C_0R_{\text{int}}C_{\text{int}}} = 8.484 \times 10^{-11} \,\text{s} = 84.84 \,\text{ps}.$$