Section I: Multiple choice - 1 point each

1.			nt of the IEEE-75		number:	
	a. -17.0	b. -8.5	C. -4.25	d. -2.125	e. -1.0625	f. -3.125
2.	represent the r	result as hexad	lecimal	-	nent binary numl	
	a. x1BC	b. x1BD	C. x1DC	d. xE23	e. xE24	f. xE44
3.	Given the instr		at address x350	00)		
	memory location memory location what value will a. x3500	on xC000 conta on xD000 conta	35A0, which corains the value xEains the value xFter the instructio	0000; FFFF;	xC000; e. xffff	
	b. xC000		d. xD000			
4.	Simplify the Bo		ion: '.c.d + a.b.c	'.d + a.b.c.d	' + a.b.c.d	
	a. a.b.c + a.			d. a.c.d		
	b. a.d + a.b.c. a.c + a.b.			e. a.c + : f. can't be		
	c. a.c a.b.	u		i. cant be	Simplifica	
5.	addressing?	mory locations	can be address	ed by a micropro	ocessor that use	s 24 bit
	a. 16 k b. 512 k		c. 16 M d. 2 G		e. 4 G f. none of	the above
	0. 512 K		u . 20		i. Hone of	the above
6.	•		an 8 input multip		- 04	£ 050
	a. 1	b. 2	c. 3	d. 8	e. 64	f. 256
7.	How many inp		n 8 input multiple			
	a. 1	b . 2	c. 3	d. 8	e. 64	f. 256
8.	How many out	<i>put</i> lines does	an 8 input multip	lexer have?		
	a. 1	b. 2	c. 3	d. 8	e. 64	f. 256
9.	How many inp	uts does a full	adder circuit hav	re?		
	a. 1	b. 2	2	c. 3	d	l. 4
	e. It depends or	the number of bi	ts in the numbers be	eing added		
10	correct level at designed woul How many uni	fter one of its ir d therefore res ts of gate delay	nputs has been o ult in a gate dela / would a 4-bit ri	changed. The ful ay of 2 units. pple-adder displ	=	e have
	a. 2	b. 4	c. 8		d. 16	e. 32

- **11.** How do we turn 8 separate gated D-latches into a single 8-bit register? (WE = "Write Enable")
 - a. connect the WE of each one separately to an output of a 3-bit decoder, and multiplex their outputs with the same decoder
 - **b.** connect the inputs of each one separately to an output of a 3-bit decoder, and multiplex their WEs with the same decoder
 - **c.** Use a 3-bit decoder as a selector, multiplex their WEs
 - d. connect their WE lines together to a single external WE
 - e. super-glue them together
- 12. How do we turn 8 separate gated D-latches into 8 addressable registers, each 1-bit wide?
 - **a.** connect the WE of each one separately to an output of a 3-bit decoder, and multiplex their outputs with the same decoder
 - **b.** connect the inputs of each one separately to an output of a 3-bit decoder, and multiplex their WEs with the same decoder
 - **c.** Use a 3-bit decoder as a selector, multiplex their WEs
 - d. connect their WE lines together to a single external WE
 - **e.** super-glue them together
- **13.** The following very complex subroutine moves the cursor down to the next line. What, if anything, is wrong with it?

```
ORIG ×4000

NEWLINE LD R0, CRLF
OUT
RET

CRLF .FILL ×0A
```

- **a.** Nothing it's fine as it is
- **b.** x4000 is not a valid starting address for a subroutine
- c. it should save and restore the contents of R0
- d. it should save and restore the contents of R7
- e. both c) and d)
- **14.** A subroutine was called using a conditional branch (BR) instruction. The subroutine ends, as usual, with a RET instruction. What will happen when the subroutine terminates?
 - a. Control will return to the original BR instruction
 - **b.** Control will return to the instruction following the BR instruction
 - **c.** Control will return to an unknown instruction, either crashing the program or producing unpredictable results
 - **d.** It will depend on which of the NZP condition codes the BR instruction tested


The next three questions refer to the following scenario:

Consider the controller of an elevator that connects the 1st, 2nd, 3rd & 4th floors of a building as an example of a **finite state machine**.

The states of this FSM correspond to the elevator stopped at each of the four floors, *either* with the doors closed, *or* with the doors open (i.e. "doors open" and "doors closed" are separate states).

Transitions between states will thus correspond to the elevator moving between floors, including "express" transitions between non-adjacent floors, and opening and closing doors while stopped at any given floor (obviously, the elevator can move only if the doors are closed) External inputs are determined by the elevator call buttons.

15. How many separate states does this finite state machine have?					
	a. 4 b. 6		8 12		16 32
16.	How many distinct transitions are transitions from a state back to its			ng '	'null transitions", i.e.
	a. 8 b. 12		16 20		24 insufficient information
17.	How many bits would the Storage	e Lo	ogic component of the fsm have	e to	store?
	a. 1 b. 2	c. d.		e. f.	5 huh??
18.	A computer system has a word a There are 24 memory address lir		_	le s	ystem memory?
	a. 64k bytesb. 16M bytes		64M bytes 256M bytes		4G bytes 16G bytes
19.	How many data lines are require				
	a. 8 b. 16		24 26		28 32
20.	If the system in the previous quest the same total number of bytes o a. 8 b. 16	f m c.		s w e .	
21. Given a very peculiar memory system that uses 22 bit-addressing, and is "three-bit" addressable (i.e. each location in memory stores 3 bits), how many <i>bits</i> of storage does the memory contain in total?					
	a. 88 bitsb. 64kbits	_	1 Mbits 12 Mbits	e. f.	16 Mbits 64 Mbits
22.	The central idea in the von Neuma. multiplexors b. decoders	c.	n model is that the program and adders memory	e.	ata both reside in: switches models
A corection of the core	e next three questions refer to the certain ISA has a 32-bit word size, gisters, and 4Gbyte of byte-addressite group of instructions in this ISA CODE DESTINATION REGIST	us sal tak	es single word (32-bit) instructiole memory. ses the form: SOURCE REG. Flag	II	MMEDIATE VALUE
A s An	CODE DESTINATION REGIST single bit in the instruction ("Flag") other group of instructions takes to code SOURCE/DESTINATION nere PC Offset is the 2's complement.	is he	used to differentiate these two form EGISTER PC OFFSET	ado	dressing modes.



- 31. What are the "micro-instructions" that comprise the Fetch phase of the Instruction cycle?
 - **a.** IR <- (PC); MAR <- (IR); PC <- Mem[MDR]; PC <- (PC) + 1;
 - **b.** PC <- (MDR) + 1; MAR <- Mem[PC]; IR <- (MDR)
 - C. MAR <- (PC) + 1; MDR <- Mem[IR]; IR <- (MAR);</pre>
 - **d.** MAR <- (PC); PC <- (PC) + 1; MDR <- Mem[MAR]; IR <- (MDR)
 - **e.** MDR <- (PC); PC <- (PC) + 1; MAR <- Mem[MDR]; IR <- (PC)
- 32. How does the control unit decide whether to take the branch pointed to in a BR instruction?
 - (n, z & p represent IR [11:9]; N, Z & P represent the values of the condition code registers)
 - **a.** if $(n \cdot N + z \cdot Z + p \cdot P) = 1$, the MAR is write enabled
 - **b.** if $(n \cdot N + z \cdot Z + p \cdot P) = 1$, the PC is write enabled
 - **C.** if $(n \cdot N + z \cdot Z + p \cdot P) = 1$, the EA corresponding to the label is calculated
 - **d.** if $((n + N) \cdot (z + Z) \cdot (p + P)) = 1$, the MAR is write enabled
 - **e.** if $((n + N) \cdot (z + Z) \cdot (p + P)) = 1$, the PC is write enabled
 - **f.** if ((n + N) . (z + Z) . (p + P)) = 1, the EA corresponding to the label is calculated
- **33.** All *control* instructions in the LC-3 have one main step in common:
 - **a.** They all reconstruct the required memory address in the same way
 - **b.** They all use the ALU in reconstructing the required memory address
 - **c.** They all write to the IR in the execution phase of the instruction cycle
 - **d.** They all write to the PC in the execution phase of the instruction cycle
 - e. They all write to the MDR in the execution phase of the instruction cycle
 - f. They all write to the GPR bank in the execution phase of the instruction cycle
- **34.** The LC-3 instruction cycle consists of 6 phases. What does this mean?
 - **a.** 6 instructions require 1 cycle, while the other instructions may require more
 - **b.** Each instruction consists of up to 6 steps
 - **c.** The execute stage has 6 possible operations
 - **d.** 6 of the 16 bits of an instruction are dedicated to opcode
 - e. The processor has 6 main parts, including the ALU, register file, etc.
- **35.** One of the four control signals to the LC-3 ALU is "pass-through input A" i.e. input A is connected directly to the output.

Which of the following instructions would use this control signal?

a. NOT

c. ST, STI & STR

e. JSR/JSRR

b. LD, LDI & LDI

d. BR & JMP

- f. TRAP
- **36.** In the LC-3, the DR decoder input comes from the DRMUX. What are two of the inputs to the DRMUX? (Hint: think about the JSR and TRAP instructions)
 - **a.** IR[2:0], IR[8:6] and IR[11:9]
 - **b.** IR[8:6] and IR[11:9]
 - **C.** [111] and IR[11:9]
 - **d.** The system bus and IR[11:9]
 - **e.** (PC) and IR[11:9]
 - **f.** PC[2:0] and IR[11:9]

- **37.** In the LC-3, the SR1 decoder input comes from the SR1MUX. What are two of the inputs to the SR1MUX? (Hint: think about the load and store instructions)
 - **a.** IR[2:0], IR[8:6] and IR[11:9]
 - **b.** IR[8:6] and IR[11:9]
 - **C.** [111] and IR[11:9]
 - **d.** The system bus and IR[11:9]
 - **e.** (PC) and IR[11:9]
 - **f.** PC[2:0] and IR[11:9]
- 38. In the LC-3 (and most ISAs), the System Control Block, or Trap Vector Table, contains:
 - a. the complete Trap Service Routines
 - **b.** the 9-bit PC offsets of the Trap Service Routine addresses
 - c. the 8-bit entry point into the Trap Vector Table
 - d. the starting addresses of the Trap Service Routines
 - e. the return addresses to be used after returning from a Trap Service Routine
- **39.** What is the main purpose of the first pass of a two-pass assembler?
 - a. to determine if the code will fit into available memory
 - **b.** to produce the machine language equivalent of the assembly language instructions
 - **c.** to link other possible object files in order to create the executable
 - **d.** to remove all pseudo-ops from the code before it is assembled
 - e. to build a symbol table relating labels to memory addresses
- **40.** In a cpu that uses the technique of memory mapping to address ports (registers that interface between the cpu and peripherals), how *must* the ports actually be accessed?
 - **a.** via dedicated i/o instructions.
 - **b.** via interrupts
 - c. via polling

- d. via standard Load/Store instructions
- e. either a) or d)
- f. none of the above
- **41.** What component of the cpu gets "interrupted" by an Interrupt signal? (i.e. where does the Interrupt signal go to?)
 - a. The PC
 - **b.** The PC-MUX
 - c. The MAR-MUX

- d. The global bus
- e. The FSM
- f. The Memory Mapping logic
- **42.** In Interrupt processing, what is the purpose of the IACK signal?
 - a. It alerts a collection of peripherals that the cpu is available and will service interrupts
 - **b.** It polls multiple peripherals to find which initiated an interrupt
 - c. It is used by the cpu to flag to a peripheral that it has completed servicing its interrupt
 - **d.** It is used by a peripheral to flag to to the cpu that it no longer requires servicing
 - e. It is used by a peripheral to "lock" the bus once its interrupt has been acknowledged by the cpu
- **43.** In the LC-3, the TRAP instruction and the interrupt handler both manage the invocation of service routines in a similar fashion. Specifically, both use:
 - a. polling of status registers to decide when to read from/write to a port
 - **b.** a trap/interrupt vector as an entry point into a table of service routine addresses
 - c. an IACK signal to determine which service routine is requested
 - **d.** a stack to store information required for the return, allowing nested calls
 - e. a system of task priority comparisons to determine whether to invoke the service routine

- **44.** What system state information has to be saved before an interrupt-enabled LC-3 can proceed with servicing an interrupt?
 - **a.** the value of every control signal produced by the finite state machine
 - **b.** the value of every control signal produced by the finite state machine, plus the contents of all Registers (GPRs, PC, condition codes, etc.) except the IR
 - c. the PC
 - **d.** the PC and all the General Purpose Registers
 - **e.** the PC, and the PSR (Processor Status Register, containing the NZP condition codes, the Privilege level, and the current task priority)
 - **f.** the PC and the MCR (Machine Control Register)
- 45. At what point in the instruction cycle is an interrupt handled?
 - a. at any time during the entire cycle the interrupt is just one of several external inputs to the FSM
 - **b.** at any time during the fetch instruction phase
 - **c.** only at the very start of the fetch instruction phase
 - **d.** at any time during the last phase (store)
- 46. The data protocol of a stack data structure is known as
 - a. LIFO (Last In, First Out)
 - **b.** FIFO (First In, First Out)
- **47.** The two main approaches to converting a HLL source code to ML (Machine Language) are:
 - a. direct and indirect

d. interpreting and compiling

b. memory mapping and polling

e. compiling and linking

- c. assembly and disassembly
- 48. The structure which allows Higher Level Languages to make nested function calls is:
 - a. Activation records stored on the run-time stack
 - **b.** The symbol table
 - **c.** The frame pointer
 - d. The Processor Status Register
 - e. The Machine Control Register
- **49.** Which LC-3 assembly language instruction is most likely to be used to compile a HLL (Higher Level Language) access to a local variable:
 - a. LDR
- **b.** LDI
- c. LD
- d. TRAP
- e. JSR
- **50.** Which register is most likely to be used as the Base Register in accessing the variable, in the situation described in the previous question?
 - **a.** Frame pointer (R5 in the LC3)

c. Program Counter (R7 in the LC3)

b. Top of Stack (R6 in the LC3)

d. Processor Status Register

Last name: _	First name: _	
	O (1 H M) 1(1	

Section II: Written answers

1. **15 points**

Design a digital combinational logic circuit with four inputs: a, b, c & d, where (a, b) represents one 2-bit unsigned binary number A{1:0]; and (c, d) represents another 2-bit unsigned binary number B[1:0] (i.e. both A and B are in the range 0 to 3). The circuit has 4 outputs (or you can regard it as being 4 distinct circuits, each with a single bit output) – in other words, the truth table will have 4 input columns and 4 output columns. These output columns together repesent the 4-bit **product** Y[3:0] Y = A * B

For instance, inputs corresponding to "3, 2" would output bits corresponding to 6

- Start by drawing up the truth table (6 points) (show **only** those rows which produce a 1 in any of the poutput columns)

Make sure you label your input and output columns correctly – everything else depends on getting the table right!

- then derive the algebraic expression for the third bit of the output, Y[2] (3 points);
- and simplify it (3 points)
- Finally, draw the resulting circuit (3 points) (Each part is "all or nothing" no partial credit)

Last name:	First name:	
_		


Last name:	First name:

2. 15 points

Given the data path of the LC-3 (provided below), give a complete description of the STORE DIRECT instruction (ST SR, label), as follows:

- a) Give the RT (Register Transfer) specification of the instruction (4 points)
- b) List the data applied to all relevant circuits in the data path (i.e. just those circuits relevant to the ST instruction); and list, in the correct sequence, every control signal set by the FSM to implement this instruction. (11 points)

Remember that not every tri-state device may be actually depicted on the schematic – but you must still specify the control signal if it is involved (make up descriptive names for any control signals that are not shown on the schematic). Likewise, the SR MUX is not shown, but you must still include the correct select control signal and data input for it. For multi-bit control signals, you must specify the actual value where possible: e.g. if the control signal is a 2-bit MUX selector, selecting for the input that is third from the right, then you must specify the value 10



If several control signals act at the same time, indicate that fact; otherwise list them in sequence.

Last name:	First name:

Last name: First name:	
------------------------	--

3. <u>15 points</u>

Construct the Finite State Machine representation for a counter with a cycle length of 4 - i.e. a circuit that counts 0 - 1 - 2 - 3 (output as a binary value, obviously) with successive clock pulses, and then starts over.

The external output is the 2-bit count.

The only external input is R, a reset pulse: when R = 1 it resets the next count to 0, no matter what the current state; when R = 0 it keeps counting (i.e. the system transitions to the next state in sequence).

Then construct the complete truth table(s) for the device, showing the inputs: "current state" labels (ie. the state we are transitiong from), and R the outputs: "next state" labels (i.e. the state we are transitioning to), and the 2-bit count associated with that state.

(Hint: if you choose the state labels sensibly, they will be identical to the output)

Finally, derive and simplify the algebraic expression for bit 0 of the output.

Last name:	First name:
<u></u>	

Last name:	First name:
------------	-------------

4. <u>5 points</u>

A number of LC-3 instructions have an "evaluate address" step in the instruction cycle, in which a 16-bit address is constructed and written to the Memory Address Register via the MARMUX.

List **all** LC-3 instructions that write to the MAR during the evaluate address phase of the instruction cycle, with the Register Transfer description of each.

