

WISC-F24 Microarchitecture Specification

In this document, we describe the microarchitecture, including register file specifications, memory system organization, etc. you will use for your CS/ECE 552 project. The WISC-F24 architecture that you will design for the final project shares many resemblances to the MIPS R2000 described in the text. The major differences are a smaller instruction set and 16-bit words for the WISC-F24. Similarities include a load/store architecture and three fixed-length instruction formats.

1. Registers

There are eight user registers, R_0 - R_7 . Unlike the MIPS R2000, R_0 is *not* always zero. Register R_7 is used as the link register for JAL or JALR instructions. The program counter is separate from the user register file. If you chose to implement exceptions for extra credit, a special register named EPC is used to save the current PC upon an exception or interrupt invocation.


2. Memory System

The WISC-F24 is a Harvard architecture, meaning instructions and data are located in different physical memories. It is byte-addressable, word aligned (where a word is 16 bits long – note that this is different from some of the examples in class), and big-endian. The final version of the WISC-F24 will include a multi-cycle memory and one level of cache. However, initial versions of the machine will contain a single cycle memory. The WISC-F24 cache replacement policy is deterministic.

NOTE: For phase1 and phase2, you will work with a simplified memory model which supports un-aligned accesses.

3. Pipeline

The final version of the WISC-F24 contains a five-stage pipeline identical to the MIPS R2000. The stages are:



1. Instruction Fetch (IF)
2. Instruction Decode/Register Fetch (ID)
3. Execute/Address Calculation (EX)
4. Memory Access (MEM)
5. Write Back (WB)

See Figure 4.33 on page 299, Figure 4.35 on page 301, or Figure 4.36 on page 303 of the text for good starting points.

4. Optimizations

Your goal in optimizations is to reduce the CPI of the processor or the total cycles taken to execute a program. While the primary concern of the WISC-F24 is correct functionality, the architecture must still have a reasonable clock period. Therefore, you may not have more than one of the following in series during any stage:

- register file
- memory or cache
- 16-bit full adder
- barrel shifter

You may implement any type of optimization to reduce the CPI (as long as it's a valid optimization). The required optimizations are:

- Register file bypassing
- There are two register forwarding paths in the WISC-F24:
 - Forwarding from beginning of the MEM stage to beginning of EX stage (EX → EX forwarding)
 - Forwarding from beginning of the WB stage to the beginning of the EX stage (MEM → EX forwarding)
- All branches should be predicted not-taken. This means that the pipeline should continue to execute sequentially until the branch resolves, and then squash instructions after the branch if the branch was actually taken.

5. Exceptions: extra credit

Exception handling is extra credit. If you choose not to implement exception handling, an illegal instruction should be treated as a NOP.

`IllegalOp` is the only defined exception in the WISC-F24 architecture – i.e., if you run the `wiscalculator` it will show the `siic` instruction as an “IllegalOp.” If you implement exception support, you will find that the exception handler is invoked when the opcode of the currently executing instruction is not a recognized member of the ISA (e.g., a `siic` instruction). Upon finding an illegal opcode, your processor should save the current PC into the reserved register `EPC` and then load address `0x02`, which is the location of the `IllegalOp` exception handler. Note that if you choose to implement exceptions, address `0x00` must be a jump to the start of the main program.

The exception handler itself need not be complex. At a minimum it should load the value 0xBADD into R₇ and then use/call the RTI instruction to return to the address specified by the EPC. Several provided tests do exactly this.

WISC-F24 ISA Specification

1. Instruction Summary

(KEY: sss = rs, ddd = rd, ttt = rt, iii* = immediate)

Instruction Format	Syntax	Semantics
00000 xxxxxxxxxxxx	HALT	Cease instruction issue, dump memory state to file
00001 xxxxxxxxxxxx	NOP	None
01000 sss ddd iiiii	ADDI Rd, Rs, immediate	Rd \leftarrow Rs + I(sign ext.)
01001 sss ddd iiiii	SUBI Rd, Rs, immediate	Rd \leftarrow I(sign ext.) - Rs
01010 sss ddd iiiii	XORI Rd, Rs, immediate	Rd \leftarrow Rs XOR I(zero ext.)
01011 sss ddd iiiii	ANDNI Rd, Rs, immediate	Rd \leftarrow Rs AND \sim I(zero ext.)
10100 sss ddd iiiii	ROLI Rd, Rs, immediate	Rd \leftarrow Rs \ll (rotate) I(lowest 4 bits)
10101 sss ddd iiiii	SLLI Rd, Rs, immediate	Rd \leftarrow Rs \ll I(lowest 4 bits)
10110 sss ddd iiiii	RORI Rd, Rs, immediate	Rd \leftarrow Rs \gg (rotate) I(lowest 4 bits)
10111 sss ddd iiiii	SRLI Rd, Rs, immediate	Rd \leftarrow Rs \gg I(lowest 4 bits)
10000 sss ddd iiiii	ST Rd, Rs, immediate	Mem[Rs + I(sign ext.)] \leftarrow Rd
10001 sss ddd iiiii	LD Rd, Rs, immediate	Rd \leftarrow Mem[Rs + I(sign ext.)]
10011 sss ddd iiiii	STU Rd, Rs, immediate	Mem[Rs + I(sign ext.)] \leftarrow Rd Rs \leftarrow Rs + I(sign ext.)
11001 sss xxx ddd xx	BTR Rd, Rs	Rd[bit i] \leftarrow Rs[bit 15-i] for i=0..15
11011 sss ttt ddd 00	ADD Rd, Rs, Rt	Rd \leftarrow Rs + Rt
11011 sss ttt ddd 01	SUB Rd, Rs, Rt	Rd \leftarrow Rt - Rs
11011 sss ttt ddd 10	XOR Rd, Rs, Rt	Rd \leftarrow Rs XOR Rt
11011 sss ttt ddd 11	ANDN Rd, Rs, Rt	Rd \leftarrow Rs AND \sim Rt
11010 sss ttt ddd 00	ROL Rd, Rs, Rt	Rd \leftarrow Rs \ll (rotate) Rt (lowest 4 bits)
11010 sss ttt ddd 01	SLL Rd, Rs, Rt	Rd \leftarrow Rs \ll Rt (lowest 4 bits)
11010 sss ttt ddd 10	ROR Rd, Rs, Rt	Rd \leftarrow Rs \gg (rotate) Rt (lowest 4 bits)
11010 sss ttt ddd 11	SRL Rd, Rs, Rt	Rd \leftarrow Rs \gg Rt (lowest 4 bits)
11100 sss ttt ddd xx	SEQ Rd, Rs, Rt	if (Rs == Rt) then Rd \leftarrow 1 else Rd \leftarrow 0
11101 sss ttt ddd xx	SLT Rd, Rs, Rt	if (Rs < Rt) then Rd \leftarrow 1 else Rd \leftarrow 0

11110 sss ttt ddd xx	SLE Rd, Rs, Rt	if (Rs <= Rt) then Rd <- 1 else Rd <- 0
11111 sss ttt ddd xx	SCO Rd, Rs, Rt	if (Rs + Rt) generates carry out then Rd <- 1 else Rd <- 0
01100 sss iiiiiiiii	BEQZ Rs, immediate	if (Rs == 0) then PC <- PC + 2 + I(sign ext.)
01101 sss iiiiiiiii	BNEZ Rs, immediate	if (Rs != 0) then PC <- PC + 2 + I(sign ext.)
01110 sss iiiiiiiii	BLTZ Rs, immediate	if (Rs < 0) then PC <- PC + 2 + I(sign ext.)
01111 sss iiiiiiiii	BGEZ Rs, immediate	if (Rs >= 0) then PC <- PC + 2 + I(sign ext.)
11000 sss iiiiiiiii	LBI Rs, immediate	Rs <- I(sign ext.)
10010 sss iiiiiiiii	SLBI Rs, immediate	Rs <- (Rs << 8) I(zero ext.)
00100 ddddddddddd	J displacement	PC <- PC + 2 + D(sign ext.)
00101 sss iiiiiiiii	JR Rs, immediate	PC <- Rs + I(sign ext.)
00110 ddddddddddd	JAL displacement	R7 <- PC + 2 PC <- PC + 2 + D(sign ext.)
00111 sss iiiiiiiii	JALR Rs, immediate	R7 <- PC + 2 PC <- Rs + I(sign ext.)
00010	siic Rs	produce IllegalOp exception. Must provide one source register.
00011 xxxxxxxxxxxxx	NOP / RTI	PC <- EPC

2. Formats

WISC-F24 supports instructions in four different formats: J-format, 2 I-formats, and the R-format. These are described below.

2.1 J-format

The J-format is used for jump instructions that need a large displacement.

J-Format

5 bits	11 bits
Op Code	Displacement

Jump Instructions

The Jump instruction loads the PC with the value found by adding the PC of the next instruction (PC+2, not PC+4 as in MIPS) to the **sign-extended** displacement.

The Jump-And-Link instruction loads the PC with the same value and also saves the address of the next sequential instruction (i.e., PC+2) in the link register R7.

The syntax of the jump instructions is:

- J displacement
- JAL displacement

2.2 I-format

I-format instructions use either a destination register, a source register, and a 5-bit immediate value; or a destination register and an 8-bit immediate value. The two types of I-format instructions are described below.

I-format 1 Instructions

I-format 1

5 bits	3 bits	3 bits	5 bits
Op Code	R _s	R _d	Immediate

The I-format 1 instructions include XOR-Immediate, ANDN-Immediate, Add-Immediate, Subtract-Immediate, Rotate-Left-Immediate, Shift-Left-Logical-Immediate, Rotate-Right-Immediate, Shift-Right-Logical-Immediate, Load, Store, and Store with Update.

The **ANDNI** instruction loads register R_d with the value of the register R_s AND-ed with the **one's complement** of the zero-extended immediate value. (It may be thought of as a bit-clear instruction.) **ADDI** loads register R_d with the sum of the value of the register R_s plus the **sign-extended** immediate value. **SUBI** loads register R_d with the result of subtracting register R_s from the **sign-extended** immediate value. (That is, immed - R_s, **not** R_s - immed.) Similar instructions have similar semantics, i.e. the logical instructions have zero-extended values and the arithmetic instructions have sign-extended values.

For Load and Store instructions, the effective address of the operand to be read or written is calculated by adding the value in register R_s with the **sign-extended** immediate value. The value is loaded to or stored from register R_d. The **STU** instruction, Store with Update, acts like Store but also writes R_s with the effective address.

The syntax of the I-format 1 instructions is:

- ADDI R_d, R_s, immediate
- SUBI R_d, R_s, immediate

- `XORI Rd, Rs, immediate`
- `ANDNI Rd, Rs, immediate`
- `ROLI Rd, Rs, immediate`
- `SLLI Rd, Rs, immediate`
- `RORI Rd, Rs, immediate`
- `SRLI Rd, Rs, immediate`
- `ST Rd, Rs, immediate`
- `LD Rd, Rs, immediate`
- `STU Rd, Rs, immediate`

I-format 2 Instructions

I-format 2

5 bits	3 bits	8 bits
Op Code	R _s	Immediate

The Load Byte Immediate instruction loads R_s with a sign-extended 8-bit immediate value.

The Shift-and-Load-Byte-Immediate instruction shifts R_s 8 bits to the left and replaces the lower 8 bits with the immediate value.

The format of these instructions is:

- `LBI Rs, signed immediate`
- `SLBI Rs, unsigned immediate`

The Jump-Register instruction loads the PC with the value of register R_s + signed immediate. The Jump-And-Link-Register instruction does the same and also saves the return address (i.e., the address of the JALR instruction plus one) in the link register R₇. The format of these instructions is

- `JR Rs, immediate`
- `JALR Rs, immediate`

The branch instructions test a general-purpose register for some condition. The available conditions are: equal to zero, not equal to zero, less than zero, and greater than or equal to zero. If the condition holds, the signed immediate is added to the address of the next sequential instruction and loaded into the PC. The format of the branch instructions is

- `BEQZ Rs, signed immediate`
- `BNEZ Rs, signed immediate`
- `BLTZ Rs, signed immediate`
- `BGEZ Rs, signed immediate`

2.3 R-format

R-format instructions use only registers for operands.

R-format

5 bits	3 bits	3 bits	3 bits	2 bits
Op Code	Rs	Rt	Rd	Op Code Extension

ALU and Shift Instructions

The ALU and shift R-format instructions are similar to I-format 1 instructions, but do not require an immediate value. In each case, the value of R_t is used in place of the immediate. No extension of its value is required. **In the case of shift instructions, all but the 4 least-significant bits of R_t are ignored.**

The ADD instruction performs signed addition. The SUB instruction subtracts R_s from R_t . (*Not* $R_s - R_t$.) The set instructions SEQ, SLT, SLE instructions compare the values in R_s and R_t and set the destination register R_d to 0x1 if the comparison is true, and 0x0 if the comparison is false. SLT checks for R_s less than R_t , and SLE checks for R_s less than or equal to R_t . (R_s and R_t are two's complement numbers.) The set instruction SCO will set R_d to 0x1 if R_s plus R_t would generate a carry-out from the most significant bit; otherwise it sets R_d to 0x0. The Bit-Reverse instruction, BTR, takes a single operand R_s and copies it to R_d , but with a left-right reversal of each bit; i.e. bit 0 goes to bit 15, bit 1 goes to bit 14, etc.

The syntax of the R-format ALU and shift instructions is:

- ADD R_d, R_s, R_t
- SUB R_d, R_s, R_t
- XOR R_d, R_s, R_t
- ANDN R_d, R_s, R_t
- ROL R_d, R_s, R_t
- SLL R_d, R_s, R_t
- ROR R_d, R_s, R_t
- SRL R_d, R_s, R_t
- SEQ R_d, R_s, R_t
- SLT R_d, R_s, R_t
- SLE R_d, R_s, R_t
- SCO R_d, R_s, R_t
- BTR R_d, R_s

3. Special Instructions

Special instructions use the R-format. The HALT instruction halts the processor. The HALT instruction and all older instructions execute normally, but the instruction after the halt will never execute. The PC is left pointing to the instruction directly after the halt.

The No-operation instruction occupies a position in the pipeline but does nothing.

The syntax of these instructions is:

- `HALT`
- `NOP`

The SIIC and RTI instructions are extra credit and can be deferred for later. They will be not tested until the final demo.

The SIIC instruction is an illegal instruction and should trigger the exception handler. EPC should be set to $PC + 2$, and control should be transferred to the exception handler which is at PC 0x02.

The syntax of this instruction is:

- `SIIC Rs`

The source register name must be ignored. The syntax is specified this way with a dummy source register, to reuse some components from our existing assembler. The RTI instruction should remain equivalent to NOP until the rest of the design has been completed and thoroughly tested.

RTI returns from an exception by loading the PC from the value in the EPC register.

The syntax of this instruction is:

- `RTI`

Note that if you do not implement exception support, then you should treat RTI as a NOP. But, once you add this support, RTI will always load the PC from the value in the EPC register – i.e., it is no longer a NOP.

See the Part 4 in the Microarchitecture description for more information on optimizations.