Model Sim (VLSI)

Open app
↓
File
↓
New
↓
Folder (create folder). ex.name
↓
File (Again)
↓
New → Source Tab
↓
Source → Verilog
↓
Enter Code
↓
Save (File → save as (filename.v)
↓
Next Compile → Model sim Tab
↓
Design
↓
compile
↓
file name.v
↓
Done
↳

Save the file

Desktop
↓
folder
↓
work
↓
filename.v

Load
Design
↓
Load design
↓
select & add

O/P View
↓
Signal
↓
edit (force)
↓
View (wave) Selected signals

Embedded Systems

MP Lab

Project
↓
Project wizard
↓
Next → PIC16F877A
↓
Next .... Project Browse
↓
Create Project file name & save

Next → Next → finish.

file
↓
New
↓
entre code
↓
Save as → Created folder

Load file

D esmip
D Source files
D Header
D

→ Add file → select file

Compile Project → Build

O/P

Open Tiny Boot loader

↓

Browse in Top Right Corner

↓

Open file after load.

↓

If load successfully

The file is in **.hex** format

↓

Port check win x +m

↓

Check Pic & Press Sudden Reset button in Pic

↓

To connect Pic

↓

After connected **Again Reset**