


when var & complement connected through same OR gate


Solⁿ
K-maps adjacent terms circle

3 levels of OR & AND
3 or more paths

Solⁿ
use 2 lvl design



synchronous cels → clock can be tuned to eliminate timing hazards
asynchronous cels → 2 lvl design
K-maps



OR 2-input

implementation

fix based

double negation

$\overline{A \cdot B} = \text{NAND}$
 $\overline{A + B} = \text{NOR}$

act based

turn every gate ⇒ NAND
reverse effects with NOT
double not cancels out

2 to m
m ≤ 2^n

enable pin (EN)

Output when only EN=1

can add other implementation load AND
y₀ becomes 1 sequentially



edge triggered

edge triggered

computer men used this type

(-)ve



D	CLK	Q	QN
0	1	0	1
1	1	1	0
x	0	last Q	QN
x	1	last Q	QN

J-K flip flop

J	K	CLK	Q	QN
1	1	1	last Q	QN
~ previous Q				
Solv S-R flip flop prob				

T-flip flop

negates every clk cycle



	0	1	0
x	0	last Q	Q _N
x	1	last Q	Q _N

