Affidavit



CS 480 OPERATING SYSTEMS

Name: Kavon Cacho

RED ID: 827 794135

Assignment 03 Part I Due: 11:59pm, Mar 22nd You must work on this part I on you own

Part I 6 Questions – Each has 10 points, question 5 has 15 points

You must work on your own for this part, it would be a red flag if we find submissions from two students are with exact same incorrect answers in multiple parts.

SINGLE EXAMINEE AFFIDAVIT

"I, the undersigned, promise that this assignment submission is my own work. I recognize that should this not be the case; I will be subject to plagiarism penalties as outlined in the course syllabus."

Student Name: Karon Cacho

RED ID: 822794135

Date: 10 Mar 2022

1. Three processes A, B, C start at the same time in that order, each has a series of alternating CPU bursts and I/O bursts as follows:

A: 14ms (CPU), 3ms (I/O), 6ms (CPU)

B: 4ms (CPU), 8ms (I/O), 7ms (CPU)

C: 2ms (CPU), 1ms(I/O), 3ms (CPU), 1ms (I/O), 1ms (CPU)

What would be the turnaround (completion) and wait times of all processes using each of the following scheduling algorithms?

Round Robin (RR) with **5ms** time quantum, Shortest Job First (SJF).

For simplicity, assume context switch time and other overheads are comparatively negligible. **NOTE:**

- Wait time is the wait time each process spends in the process READY queue.
- Turnaround time = CPU bursts + I/O bursts + Wait time

Fill in the following table with your answers, and you **must show** the steps of your calculation (follow the hints below).

	Turnaround Time		Wait Time	
	RR	SJF	RR	SJF
A	50 ms	50-5	22 ms	27 ms
В	47 45	27 25	13 ms	8 ms
С	28 ms	8 ms	10 ms	Oms
Average	41.66 ~)	28.33	21.66 ms	11.66 45

Hint: Use notation p (e, s, r) to track CPU execution of a process over the time:

- e total CPU burst time that has been executed for a particular process,
- s total system time passed from the beginning of executing first process,
- r the reason why the process is stopped along the execution (either suspended or completed) due to:
 - t time quantum expired during RR (only applicable to RR),
 - i process initiated an I/O,
 - c process completed execution
 - For example: A(10, 16, t) means total CPU burst time that has been
 executed for process A is 10ms, total system time passed is 16ms since the
 beginning of executing the first CPU burst, and process A is suspended due
 to expiration of time quantum.

Kavon Cacho 822794135

	RR.	
	KK	
A(5,5,T)	B(4,9,I)	((2,12,I)
A(10,20,T)	B(4,10, T)	C(4,15,T)
A[14, 32, I)	B(4,25,T)	(15,26, I)
A(14, 33, T)	B(7,38,T)	((6,28, ()
A(17, 43, T)	B(11, 47, C)	3 3 4
A(20,50,C)	and to a do wheel speed senses	to help the participation enlagers.
ATTENDED & STATES		Inc. and the required GPU time to
Contraction of State Pro-	STF	or word to exercise to still offer a service.
- 21 greenest met		And Share and the second
0(6,8,4)	B(11, 27, ()	A(20,50,C)
		303 / 12 get 18 18

2. You are designing a hard real-time autonomous driving system. It has following sensors in the inertial navigation subsystem for tracking and controlling vehicle attitude, velocity, and position:

Sensors	Sampling	CPU time
	Frequency (Hz)	required (ms)
Accelerator	40	5
Gyroscope	25	4
Magnetometer	20	8 9 9 9 9 9 9 9 9

Suppose you also want to add wheel speed sensors to help the traffic collision analysis, each wheel speed sensor sampling frequency is **10** Hz, and the required CPU time for processing the wheel speed sensor data is **10**ms.

Determine how many wheel speed sensors you could add to system to still allow system to be schedulable. (Assume the overall overhead of the inertial navigation subsystem is .25) **Show** your work.


While speed sensors:
$$10he = 10 \frac{cycle}{5} - \frac{25}{10cycles} = .10$$
 skycle = 100 ms

$$\frac{Cc}{Pi} = \frac{10}{100} = .1$$

2 wheel speed sensors max

3. Recall question 4 prompt from assignment 2, we now apply priority scheduling to the system. The higher the priority number is, the higher the process's priority. Processes P22 (with priority 6) and P17 (with priority 7) are executing. P7 (with priority 6) and P3 (with priority 7, first in the queue) are waiting for a socket write to complete. P4 (with priority 5, first in the queue) and P31 (with priority 4) are waiting on persistent storage access. P52 (with priority 6, first in the queue) and P29 (with priority 4) are awaiting to be scheduled on the CPU.

Suppose P3 and P4 both complete I/O operations at the same time, what would the process queueing diagram for these processes become? (Note each type of I/O has its own waiting queue)




4. Suppose a small system has a physical memory size of 16KB, which is divided into 16 blocks (each block has 1KB) for applying a contiguous memory allocation scheme. The blocks are numbered 0x0 through 0xF.

Three processes are loaded in memory for execution:

Process	Start block	End block
P ₁	0x3	0x5
P ₂	0x8	0xB
P ₃	0xD	0xE

- a) Draw a bitmap to track memory allocations of the blocks with 1 signifying the block is occupied and 0 signifying the block is free. Block 0 should be placed to the right at the lowest significant bit of the bitmap.
- b) Draw a linked list representation of the memory allocation showing both processes and holes.
- c) Redo a) and b) if P2 exits.



5. Consider a 32-bit virtual memory space. Suppose the page size is set to 64KB, and part of the page table entries is given as below.

	Page Table	
Virtual Page Number	Valid	Physical Frame Number
0x0	1	0xE
0x1	0	0x2
0x2	1	0x20B
0x3	1	0xA2
0x4	1	0x6
0x5	0	0x30
0x6	1	0x725

 Based on the above information, use binary arithmetic to translate the following virtual addresses to their corresponding physical addresses in 32-bit hexadecimal format.

Virtual Address: 0x00000A96 Virtual Address: 0x00036813

You must show the steps of your address translation.

2) If the page size is set to 16KB, using the same page table entries above, translate the following virtual address to the physical address in hexadecimal format (if the translation is not possible, say not possible with the given page table mapping) Virtual Address: 0x00008715

You must show the steps of your address translation.

3) Suppose the physical memory space has 2GB memory, using the inverted page table scheme with the page size as 8KB, and each page table entry has 4 bytes, what would be the total bytes needed for storing the inverted page table, show your steps.

2.
$$\log_2(16K) = 14 \text{ bits for offset}$$

$$2^{32}/2^{14} : 2^{18} \rightarrow 18 \text{ bits for virtual address}$$

$$0 \times 60008715 \rightarrow 0000 0000 0000 0000 1000 0111 0001 0101$$

$$0 \times 00008 \rightarrow 0000 0010 0000 0000 1011 \rightarrow 1011 = 1000$$

$$00000010 0000 0000 1000 0111 0001 0101$$

$$= 0 \times 020008715$$

6. On a specific architecture, each physical memory access time costs 20 ns. Suppose a TLB access requires 3 ns and has a miss rate of 0.03. If the MMU is capable of accessing a 3-level page table with negligible overhead other than the memory access times, what is the effective access time? Show your steps.

Access time: 20 ns

Page Lable nucess time: 20 ns

Lit rate: .97

TLB access time: 3 ns