COMPUTER AIDED DIGITAL DESIGN

AIM: Decodes a 3-Bit signal and asserts one bit of 8-Bit output. (using a case statement.)

Hardware used:

INTEL FPGA DE10-LITE, MAX1010M50DAF4484C7G

PROCEDURE:

Step1: Create a Quartus Project using system verilog HDL model.

Step2: Simulate the design using Quartus lite edition simulator.

Step3: Construct a testbench for the problem statement.

Step4: Synthesize the design and observe the Schematic.

Step5: Implement the design.

Step6: Generate the bitstream.

Step7: Configure the FPGA using the generated bitstream and verify the functionality in hardware

Introduction:

Decoder is a digital circuit which takes some inputs and decodes it and provides a decoded output. We know that every bit in digital can take 2 values, either 0 or 1. Hence, if I have N inputs to decode, I will get a maximum of 2^N outputs. Hence, Decoders are characterized by their sizes which are written in the form (N x 2^N) for an N- bit Decoder. 3 x 8 decoder has 3 input and 8 decoded output pins.

There are several types of binary decoders, but in all cases, a decoder is an electronic circuit with multiple inputs and multiple output signals, which converts every unique combination of input states to a specific combination of output states. In addition to integer data inputs, some decoders also have one or more "enable" inputs. When the enable input is negated (disabled), all decoder outputs are forced to their inactive states.

Why Do We Need a Decoder?

Decoding refers to the process in which the decoder decodes or interprets a message that has been encoded by a source using his experiences and intellect. The message has been kept simple and basic. As a result, the decoder will be able to quickly and easily decode the received message and send it back to the source.


Truth Table of 3:8 decoder:

Α	В	С	D0	D1	D2	D3	D4	D5	D6	D7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1


Boolean expression:

$$egin{aligned} D_0 &= ar{A}ar{B}ar{C}, & D_1 &= ar{A}ar{B}C, & D_2 &= ar{A}Bar{C}, \ D_3 &= ar{A}BC, & D_4 &= Aar{B}ar{C}, & D_5 &= Aar{B}C, \ D_6 &= ABar{C}, & D_7 &= ABC \end{aligned}$$

Logic Diagram of 3:8 decoder:



External View:



SYSTEM VERILOG CODE FOR 3:8 DECODER:

module decoder3_to_8(in,out, en); input [2:0] in; input en; output [7:0] out; reg [7:0] out;

```
always @( in or en)
      begin
   if (en)
begin
out=8'd0;
case (in)
        3'b000: out[0]=1'b1;
        3'b001: out[1]=1'b1;
        3'b010: out[2]=1'b1;
        3'b011: out[3]=1'b1;
        3'b100: out[4]=1'b1;
        3'b101: out[5]=1'b1;
        3'b110: out[6]=1'b1;
3'b111: out[7]=1'b1;
default: out=8'd0;
endcase
            end else
out=8'd0; end endmodule
```

TESTBENCH:

```
module decoder_tb();
wire [7:0] out; reg en;
reg [2:0] in; integer i;
decoder3_to_8 dut(in,out,en);
initial begin
```

(\$monitor is a "system task" provided by Verilog itself for generating input and output to help verification.


System tasks are generally not used(or ignored)by the synthesis tools.

A monitor statement has the syntax of


\$monitor('format string',parameter1,parameter2...);

\$monitor displays the values of its parameters EVERY time ANY of its parameter changes value.)

Compilation Report:




Simulation:




The simulation result hence shows the output when enable is 1 and how for an input 000 the y[0] is 1, for 001 the y[1] is 1, for 010 the y[1] is 1 and so on until vale of 111.

RTL View:

By using enable, as follows:




Waveform:





The waveform found matches with the truth table of 3:8 dcecoder when enable is set to 1 as expected.

Post-Synthesis (Mapping) Schematic:



Hardware implementation:





Conclusion:

Decoders are combinational circuits implemented with the help of logic gates.

The main idea behind using them is to save space occupied by data and reduce the number of wires required to implement circuits.

Decoders can hence be widely used in speed synchronisation of multiple motors in industries, war field flying robot with a night vision flying camera, robotic vehicle with metal detector, home automation systems, automatic health monitoring systems etc.

Future Scope:

Although we can always model a decoder with simple components that is without an enable we still made use of enable because a Decoder with Enable input can function as a demultiplexer.

A demultiplexer is a circuit that receives information from a single line and directs it to one of possible output lines.

Demux obtained henceforth is used in a lot of digital circuits and electronic applications.

Decoders are usually used along with encoders in various applications as mentioned above.

```
Source code: module decoder3_to_8( in,out, en); input [2:0] in; input en; output [7:0] out; reg [7:0] out;
```

always @(in or en)

```
begin
    if (en)
                begin
out=8'd0;
                case (in)
3'b000: out[0]=1'b1;
        3'b001: out[1]=1'b1;
        3'b010: out[2]=1'b1;
        3'b011: out[3]=1'b1;
        3'b100: out[4]=1'b1;
        3'b101: out[5]=1'b1;
        3'b110: out[6]=1'b1;
3'b111: out[7]=1'b1;
default: out=8'd0;
endcase
            end else
```

out=8'd0; end endmodule