

**Computer Organization & Architecture (BCS-302)**

CO	Course Outcomes
CO1	Able to define [1. Remember] and relate [1. Remember] the various components of digital system, register, bus architecture, addressing mode, pipelining and interrupt types with digital system.
CO2	Able to describe [2. Understand] and discuss [2. Understand] the ALU and its micro operation, instruction format, instruction cycle, hardwired and micro programmed control and various modes of data transfer.
CO3	Able to apply [3. Apply] & calculate [3. Apply] various arithmetic operation techniques using different hardware algorithms.
CO4	Able to differentiate [4. Analysis] and categories [4. Analysis] various memory such as cache memory, auxiliary memory and virtual memory.

M. M. 20

Time: 1.5 Hrs.

**Section A**

(1X5 = 5 Marks)

Q1. Attempt all questions:

- Define the terms 'computer architecture' and 'computer organization'. CO1
- List and briefly define the main structural components of a computer. CO1
- Represent the following conditional control statements by two register transfer statements with control functions. CO1  
If (P=1 and Q=1) then (R2←R4) else if (S=1) then (R2←R5)
- Describe Three-state bus buffer. CO2
- Define System bus with example. CO1

**Section B**

(2.5X4 = 10 Marks)

Q2. Attempt all questions:

- A bus-organized CPU has 16 registers with 32 bits in each, an ALU, and a destination decoder. CO3
  - Calculate multiplexers are there and what is the size of each multiplexer.
  - Calculate inputs and outputs are there in the decoder.
  - Identify a control word for the system assuming that the ALU has 35 operations.
- Or CO3
 

Formulate the control word that must be applied to the processor to implement the following micro-operations:

  - $R1 \leftarrow R2 + R3$
  - $R4 \leftarrow R4$
  - $R5 \leftarrow R5 - 1$
  - $R6 \leftarrow \text{shl } R1$
  - $R7 \leftarrow \text{input}$

- b i) Demonstrate Bus arbitration along with example CO3
- Or**
- ii) Illustrate Stack organization with example. CO3
- c i) Construct a bus system using multiplexers having four registers of two bits each. CO3
- Or**
- ii) Show the block diagram of the hardware that implements the following register transfer statement:  $(XY) Z: R7 \leftarrow R2, R2 \leftarrow R7$  CO3
- d i) Convert the following numerical arithmetic expression into reverse Polish notation and show the stack operations for evaluating the numerical result. CO3
- $(3 + 4) [10 (2 + 6) + 8]$
- Or**
- ii) Demonstrate register stack by describing corresponding push and pop micro-operations. CO3

### Section C

Q3

**(5X1 = 5 Marks)**

- i) A two-word instruction is stored in memory at an address designated by the symbol W. CO3  
The address field of the instruction (stored at  $W + 1$ ) is designated by the symbol Y. The operand used during the execution of the instruction is stored at an address symbolized by Z. An index register contains the value X. State how Z is calculated from the other addresses if the addressing mode of the instruction is:
- a. direct                      b. indirect                      c. relative                      d. indexed
- Or**
- ii) Perform evaluation for the arithmetic statement:  $X = A + B * [C * D + E * (F + G)]$  CO3
- a) Using a one address instruction
- b) Using a zero address instruction