Originality report

COURSE NAME
CSA1221 - CA - Slot B

STUDENT NAME
KAVYA T

FILE NAME
KAVYA T - Design and performance analysis of a pipelined processor with multi level cache memory system

REPORT CREATED
Sep 2, 2026

Summary

Flagged passages	0	0%
Cited/quoted passages	3	0.8%

Web matches

gradebuddy.com	1	0.3%
chegg.com	1	0.3%
unstop.com	1	0.2%

1 of 3 passages

Student passage QUOTED

WB : Write result into register file

Top web match

... **WB Write result into register file** From memory for a load instruction From ALU for an ALU instruction COSC 6385 Computer Architecture Edgar Gabriel Typical ...

UH COSC 6385 - COSC 6385 Pipelining - D2896424 - GradeBuddy https://gradebuddy.com/doc/2896424/cosc-6385-pipelining/

2 of 3 passages

Student passage QUOTED

DRAM **for** main memory **because of high density and low cost**.

Top web match

Easier Integration **for** Larger Capacities: **Because of high density and low cost**, DRAM is very easy for system memory expansion in a cheaper way. Slightly Higher Latency: Due to its internal refresh…

SRAM Vs. DRAM Explained | Cache & Main Memory Differences https://unstop.com/blog/differences-between-sram-and-dram

---

3 of 3 passages

Student passage CITED

Instructions per second = clock frequency / CPI

Top web match

instructions per second = Clock frequency / CPI. Using the given CPI values for both processors, we can calculate their performance as follows: P1 ...

Solved Given the following design parameters to compare the ... https://www.chegg.com/homework-help/questions-and-answers/given-following-design-parameters-compare-performance-processor-mathrm-p-1-4-mathrm-ghz-pr-q110034313
