{"payload":{"header_redesign_enabled":false,"results":[{"id":"214426968","archived":false,"color":"#adb2cb","followers":8,"has_funding_file":false,"hl_name":"kayaleitner/FPGA_MNIST","hl_trunc_description":null,"language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":214426968,"name":"FPGA_MNIST","owner_id":50169438,"owner_login":"kayaleitner","updated_at":"2022-11-22T05:26:44.154Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":98,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Akayaleitner%252FFPGA_MNIST%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/kayaleitner/FPGA_MNIST/star":{"post":"cFfxPi4nxZCyMDeHZIYLnciC1GyiYTgXK8gcpmBzQpXgKK7P1MLVBqeUH2M_-XXsjJfDKHO5GK4X96uRHTkGBA"},"/kayaleitner/FPGA_MNIST/unstar":{"post":"I61C7GqC7P4Vrvum_uTNeMQVw9_a_uCxv-iQ4oAkMybouC2G6Fz_ts0DZE8GGDPq2MPuV2a7sz9gf5rcJLsSVg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"KnY5g_EkAkTx9uiOEo5GapA6b_7UwRxFyMLQOOjw5P80vR7luWSvluvj2dVP7LYJL3FaEe4x8xWca7qxxmQEnw"}}},"title":"Repository search results"}