EXPERIMENT 5 REPORT

BBM233 LOGIC DESIGN LABORATORY

Name and Surname: Meltem Kaya

Student ID: 21827555 **Due Date**: 26/12/2020



Department of Computer Engineering


> Teaching Assistant Selma Dilek

Table of Contents

1. Problem Statement	3
2. State Transition Table	4
3. Number of Flip Flops	4
4. Input Output Equations	4
5. Karnaugh Maps	5
6. Design Shematic	6
7. Dflipflop.v	
8. controller.v	7
9. controller_tb.v	7
10. Obtained Waveform	8
11. Explanations	8
12. Resources	

SOFTWARE DESIGN NOTES

Problem Statement



The state diagram of a control unit is shown in figure above. It has four states, two inputs x and y, and one 2-bit output F. Use D flip flops as storage elements to store the state information. Implement the design in Verilog using structural design approach.

Main purpose of this experiment is designing and simulating a sequential circuit by using D flip.

Main purpose of this experiment is designing and simulating a sequential circuit by using D flip flops.

State Transition Table

Present State		Next State		Flip Flop Inputs		Output	
Α	В	A^+	B^+	X	У	$\boldsymbol{F_2}$	$\boldsymbol{F_1}$
0	0	0	0	0	X	0	0
0	0	0	1	1	X	0	0
0	1	1	0	Χ	0	0	1
0	1	1	1	Χ	1	0	1
1	0	0	0	0	Χ	1	0
1	0	1	0	1	0	1	0
1	0	1	1	1	1	1	0
1	1	0	0	0	Χ	1	1
1	1	1	0	1	0	1	1
1	1	1	1	1	1	1	1


Note: $X \rightarrow Don't$ cares $B^+ \rightarrow Next$ state B

 A^+ -> Next state A

Number of D-Flip Flops Needed to Store the State Information

We need two D-Flip Flops to store state information because the number of states is four.

Evaluating Output Functions by Using Karnaugh Map




Simplifying F_1 Function

$$F_1 = B$$

xy	00	01	11	10
AB <				
00	О	О	О	О
01	0	0	0	0
11	<u> </u>	1	1	- 1 1
	•			
10	1	1	1	1 j
	`	. – – .		_


Simplifying F_2 Function

$$F_2 = A$$



Simplifying A^+ Function


$$A^+ = A'B + Ax$$



Simplifying B^+ Function

$$B^+ = A'B'x + A'By + xy$$

Design Shematic



Dflipflop.v

```
1
     `timescale 1ns / 1ps
 2
    module Dflipflop(
 3
 4
     output reg Q,
 5
     input D,
 6
     input clk,rst // clk -> clock, rst -> reset
 8
         always @(posedge clk,posedge rst) begin
 9
             if (rst)
10
11
                 Q <= 1'b0; //if reset is 1, assign output to 0
12
13
             else
14
                Q \iff D; //non-blocking assign statement, assign output to D
15
         end
     endmodule
```


controller.v

```
1 'timescale 1ns / 1ps
 2 | 'include "Dflipflop.v"
3 ¦
4 | module controller(
 5 | output [1:0]F, // 2-bits output
 6 input x, y, clk, reset // clk -> clock
 7
 8
9
        reg [1:0] present state = 2'b0; // initialization of present state with 2'b00 value
10
        wire [1:0] next state;
                                 // declaration of next state
11
12
      Dflipflop D2(.Q(next_state[1]),.D(~present_state[1] & present_state[0] | present_state[1] & x),.clk(clk),.rst(reset));
13
      Dflipflop D1(.Q(next state[0]),.D(~present state[1] & ~present state[0] & x | ~present state[1] & present state[0] & y | x & y),.clk(clk),.rst(reset));
14
15
       always @ (next_state) begin
16
17
           present_state <= next_state; // updating present state</pre>
18
19
        assign F = present_state; //assign output
20
21
22 endmodule
23
```

controller tb.v

```
timescale 1ns / 1ps
 2
      include "controller.v"
 3
 4 pmodule controller_tb;
        {\tt reg\ x,y,clk,rst;} // x,y -> inputs , clk -> clock, rst -> reset
 6
 7
         wire [1:0]F_tb;
                           // 2-bits output
 8
9
       controller UUT(.F(F_{tb}),.x(x),.y(y),.clk(clk),.reset(rst)); //unit under test
10
11 🖨
         initial begin
12
            rst = 1'b1;
                             //initialization reset
                            //initialization clock
13
             clk = 1'b0;
14
             #50 rst= 1'b0;
                             //set reset to 0
15
             #550 $finish;
16 🖨
        end
17
18
             always #25 clk = ~clk; //clock generator. period of clock is 50
19
20 🖯
         always begin
            #50 \{x,y\} = 2'b10;
21
                                   //test inputs.
            #50 \{x,y\} = 2'b01;
             #50 \{x,y\} = 2'b10;
23
24
             #50 \{x,y\} = 2'b11;
25
             #50 \{x,y\} = 2'b11;
26
             #50 \{x,y\} = 2'b01;
27
             #50 \{x,y\} = 2'b00;
             #50 {x,y} = 2'b10;
28
29
             #50 \{x,y\} = 2'b10;
30
             #50 \{x,y\} = 2'b10;
31
             #50 \{x,y\} = 2'b00;
32 🖨
             end
33 🖨 endmodule
```

Obtained Waveform



Explanations

We can see that it is a Moore Machine from state diagram, means that output depends on only current state. If we look obtained waveform, we can see that all possible transitions are used to confirm whether circuit design is working correctly.

Reset equals to 1 between 0-50.000ns. In that range, inputs are not initialized. From 50.000 to 600.000ns reset equals to zero and we can see all possible transitions by the same line with positive edges of clock and outputs equal to present state.

Resources

TOBB ETU University Logic Design Lecture Records

BBM233 Lecture records and documents

https://www.youtube.com/watch?v=X75NM8eNzro

https://mil.ufl.edu/3701/classes/joel/16%20Lecture.pdf

https://en.wikipedia.org/wiki/State-transition_table

https://www.sciencedirect.com/topics/computer-science/moore-machine