

Subscribe to DeepL Pro to translate larger documents. Visit www.DeepL.com/pro for more information.

#### **Vector units**

#### **Oguz Kaya**

University' Paris-Saclay

Orsay, France



Principles



Principles

2 The AVX unit & the intrinseques



Principles

The AVX unit & the intrinseques



#### Scalar

A scalar processor performs the operations expeased operation on scalar data (a scalar)


```
v3[0] = v1[0] + v2[0];
```

$$v3[1] = v1[1] + v2[1];$$

$$v3[2] = v1[2] + v2[2];$$

$$v3[3] = v1[3] + v2[3];$$






#### **Vector Calculus**

A vector processor performs operations in parallel on a set of scalars, each operation being on vectors

$$v3 = v1 + v2;$$



## **Vector Calculus**





## Advantages/inconveniences of the vector

- Advantage:
  - Instructions n fois plus rapide, n la largeur de l'unite' vectorielle si l'algorithme se mésu paradigme SIMD: une néminstruction simultane' ment sur plusieurs des
    - vector calculus scientific
    - simulations image
    - processing
    - automatic learning (neural networks)
- Inconve'nient:
  - Gain only if the algorithm se to the SIMD paradigm.
  - Otherwise it is a loss of circuitry that could \( \mathbb{e}\) ised' for other purposes (cores, cache, register, . . ).
  - Sometimes difficult (and dirty) to use by hand (automation possible).



## First implementations

- Ambes 60: first Solomon project
- 1970s: ILLIAC IV, University of Illinois, then CDC,
- Cray, NEC, Hitachi, Fujitsu
- since 1996: scalar + vector processors, Pentium (MMX, SSE, AVX), PowerPC (AltiVec)
- now: in almost all architectures (x86, ARM, RISC-V)

## General operation of SIMD units

Same as the operation of scalar registers, except that each operation is done on a set of da

- Loading from memory to SIMD registers
- Ope'ration on SIMD registers
- Placement of the result in memory

## **Programming**

- Automatic vectorization: The compiler tries to vectorize the code automatically.
- Assembly programming: Low-level programming, direct manipulation of registers and instructions.
- Intrinsic: Manipulation of variables by finite intrinsic functions in a ?mmintrin.h file.
- High-level libraries (OpenMP): Self-vetted using the tips into the library.

Principles

2 The AVX unit & the intrinseques



# Streaming SIMD Extensions (SSE)

- SSE Pentium III, Athlon XP
- SSE2 Pentium 4
- Willamette SSE3 Pentium4 Prescott
- SSSE3 (Supplemental SSE3) Core Woodcrest
- SSE4.1 Core 2 Penryn
- SSE4.2 Core i7 Nehalem
- AVX Sandy Bridge
- AVX2 Haswell
- AVX512 Skylake and beyond

# Streaming SIMD Extensions (SSE)

Each new version of SSE/AVX contains the previous SSE(N) = new instructions + SSE(N-1)

#### **Intrinsics**

The intrinsics are accessible through .h files that define: variable types

functions operating on these variables

- SSE: xmmintrin.h
- SSE2: emmintrin.h
- SSE3: pmmintrin.h
- SSSE3: tmmintrin.h
- SSE4.1: smmintrin.h
- SSE4.2: nmmintrin.h
- AVX/AVX2: immintrin.h

Run Iscpu under Linux to display the deversion of e.

universite

# Advanced Vector Extensions (AVX)

16 256bit registers on x86-64: YMM0 - > YMM15

- memory transfers < > AVX registers arithmetic
- operations
- ope'rations logic tests
- permutations
- q

# Compilation with AVX

gcc program.c -o program -mavx2

./program




# Types of variables

- \_\_m256: 8 floats
- \_\_m256d: 4 doubles
- \_\_m256i: 256/width integers (width = 8, 16, 32, 64)

There is a set of 'finite' instructions for each type.

#### **AVX** vectors





#### **Functions**

\_mm256 { operation } { non-alignment } { dataorganization } { datatype } . . .

\_\_m256 mm256 add ps( \_\_m256 A, \_\_m256 B)



# Terminology

#### \_mm256\_loadu\_ps256

- s (single): single decision float (32bits)
- d (double): float double decision (64bits) i...
- (integer): integer
- p (packed): contiguous, operate on the whole
- vector s (scalar): operate only on one element
- (obsolete!) u (unaligned): data not aligned in
- memory I (low): low order bits
- h (high): most significant bits
- r (reversed): in reverse order



## **Ceeral** Operation

AVX variables declaration (registers): m256 \_\_r1;

loading drom the memory to the AVX registers: float A[8]
\_\_attribute\_\_ ((aligned(16));
...
r1 = mm256 load ps(&A[0]);

- ope'rations on SIMD registers r1
  = mm256 add ps(r1, r1);
- aplacing the content of the registers in memory: \_mm256\_store\_ps(&A[0], r1)

## Transfers between the memory and the AVX

#### Floating:

```
__m256 mm256 load ps(float *addr)
void mm256 store ps(float *addr, __m256 a)
```

#### Doubles:

```
__m256d mm256 load pd(double *addr) void mm256 store pd(double*addr, __m256 a)
```

#### Entity:

```
__m256i mm256 load si256( m256i const * addr)
void mm256 store si256( m256i const * addr, __m256i a)
```



# Transfers from memory to AVX registers

```
aligned or not aligned:_mm256_load. ... or mm256 loadu. ...mm256 blind. ... or mm256 blindu. ...
```

```
per vector: 8 × SP, 4 × DP, ...mm256
load ps, mm256 load pd, ... mm256
store ps, mm256 store pd, ...
```

# Aligned

- Theaccess to a variable is aligned if the address of this variable is a multiple of its size.
  This constraint is material.
- For AVX variables, the processor can perform efficient transfers of 32-byte (256-bit)
   AVX variables if it is aligned to 32 bytes.
- To get the alignment of a type: \_\_alignof\_(type)



# Aligned

A cache line is usually 32 to 64 bytes in size.

If the data that an SSE register comes from a memory area that "straddles" 2 cache lines, then the 2 cache lines must be read in order to fill the SSE register, which implies a decrease in performance

## Allocation of aligned donors

32 bytes static delignment: int x attribute

```
__((aligned_(32))
float y[8] __attribute __ ((aligned (32)))
```

Dynamic delignment on 32 bytes:

```
type* x = (type*) mm malloc(size*sizeof(type), 32);
```

Non-aligned acce's can enuch slower (but not as much in the new energy energy).

```
_mm256_add_pd(_m256d A, m256d B) - ( Add-Packed-Double )
    ■ Into [ A0, A1, A2, A3 ], [ B0, B1, B2, B3 ]
    Output: [ A0 + B0, A1 + B1, A2 + B2, A3 + B3
_mm256_add_ps(_m256 A, m256 B) - ( Add-Packed-Single )
    ■ hu [ A0, ... , A7 ], [ B0, ... , B7 ]
    Output: [A0 + B0, ..., A7 + B7]
_mm256_add_epi64(_m256i A, m256i B) - ( Add-Packed-Int64 )
    • Interpolation [ A0, A1, A2, A3 ], [ B0, B1, B2, B3 ]
    Output: [A0 + B0, A1 + B1, A2 + B2, A3 + B3
_mm256_add_epi32(_m256i A, m256i B) - ( Add-Packed-Int32 )
_mm256_add_epi16(_m256i A, m256i B) - ( Add-Packed-Int16 )
```

mm256 add epi8( m256i A, m256i B) - ( Add-Packed-Int8 )

Same for mm256 sub . \_



```
_mm256_mul_pd(_m256d A, m256d B) - (Multiply-Packed-Double)
    htm [ A0, A1, A2, A3 ], [ B0, B1, B2, B3 ]
    Output: [ A0 * B0, A1 * B1, A2 * B2, A3 * B3
_mm256_mul_ps(_m256 A, m256 B) - (Multiply-Packed-Single)
    ■ hu [ A0, ... , A7 ], [ B0, ... , B7 ]
    Output: [ A0 * B0, ... , A7 * B7 ]
_mm256_mul_epi64(_m256i A, m256i B) - (Multiply-Packed-Int64)
    • Int. [ A0, A1, A2, A3 ], [ B0, B1, B2, B3 ]
    Output: [ A0 * B0, A1 * B1, A2 * B2, A3 * B3
_mm256_mul_epi32(_m256i A, m256i B) - ( Multiply-Packed-Int32 )
  _mm256_mul_epi16(_m256i A, m256i B) - ( Multiply-Packed-Int16 )
```

mm256 mul epi8( m256i A, m256i B) - ( Multiply-Packed-Int8 )

Ditto for mm256 div ...; beware, the division is **yslow!** 

- \_mm256\_fmadd\_pd(\_m256 A, \_\_m256 B, \_m256 C) -(Fused-Multiply-Add-Packed-Double )
  - tpi [ A0, A1, A2, A3 ], [ B0, B1, B2, B3 ], [C0, C1, C2, C3] Output: [
  - A0 \* B0 + C0, A1 \* B1 + C1, A2 \* B2 + C2, A3 \* B3 + C3 ]
- \_mm256\_fmadd\_ps(\_m256 A, \_\_m256 B, \_\_m256 C)
  - (Fused-Multiply-Add-Packed-Single)
    - **to** [A0, ..., A7], [B0, ..., B7], [C0, ..., C7] Output:
    - [ A0 \* B0 + C0, ..., A7 \* B7 + C7 ]

Same for mm256 fmsub . \_



## Horizontal operations

- \_mm256\_hadd\_pd(A, B) ( Horizontal-Add-Packed-Double )
  - to [ A0, A1, A2, A3 ], [ B0, B1, B2, B3 ]
  - Output: [ A0 + A1, B0 + B1, A2 + A3, B2 + B3 ]
- \_mm256\_hadd\_ps(A, B) ( Horizontal-Add-Packed-Single )
  - Between [A0,..., A7], [B0,..., B7]
  - Output: [A0 + A1, A2 + A3, B0 + B1, B2 + B3, A2 + A3, ..., B6 + B7]
- \_mm256\_hadd\_epi32(\_m256i A, \_m256i B, m256i C) (Horizontal-Add-Packed-Int32)
- mm256 hadd epi16(\_m256i A, m256i B, m256i C) (Horizontal-Add-Packed-Int16)
- Same as mm256 hsub . \_



## Logical and comparative operations

- $\blacksquare$  \_mm256\_{and}, or, xor, . . . } {ps, pd, si256}(A,
- \_B) mm256 cmp {ps, pd}(A, B, op)
  - op = CMP LT OS: Comparison A < B op
  - = CMP LE OS: Comparison A :( B op =
  - CMP EQ OS: Comparison A == B op =
  - CMP\_GT OS: Comparison A > B op =
  - CMP\_GE OS: Comparison A B
- \_mm256 cmpeq epi{64, 32, 16, 8}(m256i A, \_\_m256i B)
- mm256 cmpgt epi{64, 32, 16, 8}(m256i A, m256i B)

```
For C = mm256 cmp. . (A, B), if A[i] op B[i] is correct, C[i] = 0b11. .............. 1. If it is false, C[i] = 0b00. ... 0.
```

PARIS-SACLAY

#### Danix: Permutation

The instruction allows to obtain any parmutation of data in a register AVX. The permutation is specified by an immediate entry of which bits are used as indices.

- \_\_m256d B = mm256 permute4x64 pd( m256d A, const int imm8) B[0] = A[imm8[1:0]]
  - B[1] = A[imm8[3:2]]
  - B[2] = A[imm8[5:4]]
  - B[3] = A[imm8[7:6]]
- \_\_m256i B = mm256 permute4x64 epi64( m256i A, const int imm8)
  - B[0] = A[imm8[1:0]]; B[1] = A[imm8[3:2]]
  - B[2] = A[imm8[5:4]]; B[3] = A[imm8[7:6]]
- \_\_m256 B = mm256 permutevar8x32 ps( m256 A, \_\_m256i idx) B[i] = A[idx[(32 \* i) + 2 : (32 \* i)]]
- \_\_m256i B = mm256 permutevar8x32 epi32( m256i A, \_\_m256i idx) B[i] = A[idx[(32 \* i) + 2 : (32 \* i)]]



## Assignment of constants

- \_mm256\_set\_ps(float f0, . . . , float f7)
- \_mm256\_set\_pd(double d0, double d1, double d2, double d3)
- \_mm256\_set\_epi64x(int64\_t i0, . . . , int64\_t i3)
- \_mm256\_set\_epi32(int i0, . . . , int i7)
- \_mm256\_set\_epi16(short i0, . . . , short
- \_i15) mm256 set epi8(char i0, . . . , char i31)
- There is also the variant mm256 set1 ps(float f) which assigns the newalue to all the elements of the vector (same for double, int{64, 32, 16, 8})



## Tips for good performance

- Organize data correctly to avoid non-contiguous access.
- Stay in the cache as much as possible.
- Align the data (less important in the deversions).
- Stay as long as possible in the registers (i.e., avoid reading/writing on the memory)

# Organization of dor verification

The initial structure could not be the vectorization. In this case it would be necessary to rethink it.

- Array of structures (AoS): xyzwxyzwxyzw
- Hybrid structure: xxxxyyyzzzzwwwwxxxxyyyyzzzzwwww .

#### Conclusion

- Vector units allow SIMD operation mode on a data vector. The state of the AVX
- instruction set is rather chaotic (just like x86-64) Instructions not compatible with all
- data types
- Substantial gain potential (16-32x with AVX2)