Multi-dimensional grids/blocks and coalescence

Oguz Kaya

Assistant Professor Université Paris-Saclay, Gif-sur-Yvette, France





Objectifs

- Utiliser l'indexage de grilles/blocs 2 ou 3 dims
- Réaliser accès "rapide" à la mémoire globale du GPU
- Premier TP sur multiplication des matrices



Outline

- Indexage multi-dimensionnel de blocs et threads
- 2 Coalescence
- 3 Lab assignment: Matrix multiplication





Outline

- 1 Indexage multi-dimensionnel de blocs et threads
- 2 Coalescence
- 3 Lab assignment: Matrix multiplication

Récapultatif de l'exemple da multiplication d'un tableau par blocs

```
#include <cstdio>
#include "cuda.h"
#define N 1024
float A[N]:
float c = 2.0:
--device-- float dA[N]:
__global__ void multiplyArray(int n. float c)
  int i = blockldy v:
 dA[i] *= c;
int main(int argc, char **argv)
  for (int i = 0: i < N: i++) { A[i] = i: }
  // Copier le tableau vers le GPU
  cudaMemcpvToSvmbol(dA, A, N * sizeof(float), 0.
      cudaMemcpvHostToDevice):
  multiplyArray <<< N. 1>>>(N. c):
  // Recopier le tableau multiplie vers le CPU
  cudaMemoryFromSymbol(A. dA. N * sizeof(float). 0.
      cudaMemcpvDeviceToHost ):
  return 0:
```

- Multiplier un tableau 1D par une grille de blocs.
- Chaque bloc multiplie 1 élément.
- Lancer le kernel avec N blocs.
- Question: Que ferait-on si le tableau était plutôt A[N][N]?



```
#include <cstdio>
#include "cuda.h"
#define N 2048
float A[N][N]:
float c = 2.0:
--device-- float dA[N][N]:
--global-- void multiplyArray2D(int n. float c)
  int i = blockldx.x / n:
  int i = blockldx.x % n:
 dA[i][i] *= c:
int main(int argc, char **argv)
  for (int i = 0: i < N: i++)
    for (int i = 0; i < N; i++) { A[i][i] = i + i;
  // Copier le tableau vers le GPU
  cudaMemcpvToSvmbol(dA, A, N * N * sizeof(float), 0.
      cudaMemcpyHostToDevice);
  multiplvArrav2D \ll N * N. 1>>>(N. c):
  // Recopier le tableau multiplie vers le CPU
  cudaMemcpvFromSvmbol(A. dA. N * N * sizeof(float). 0.
      cudaMemcpvDeviceToHost ):
  printf("%f\n" A[1][2]):
  return 0:
```

- Chaque bloc multiplie 1 élément.
- Il faut lancer N^2 blocs au total.
- Chaque N blocs consécutifs multiplient une ligne de A.
- Une division et un modulus pour trouver i et j



```
#include <cstdio>
#include "cuda.h"
#define N 2048
float A[N][N]:
float c = 2.0:
--device-- float dA[N][N]:
--global-- void multiplyArray2D(int n. float c)
 dA[blockIdx.x][blockIdx.v] *= c:
int main(int argc, char **argv)
  for (int i = 0; i < N; i++)
    for (int i = 0; i < N; i++) { A[i][i] = i + i;
  // Copier le tableau vers le GPU
  cudaMemcpyToSymbol(dA. A. N * N * sizeof(float). 0.
      cudaMemcpvHostToDevice):
  dim3 dimGrid:
  dimGrid.x = N
  dimGrid.v = N:
  dimGrid.z = 1:
  multiplyArray2D <<< dimGrid . 1>>>(N. c):
  // Recopier le tableau multiplie vers le CPU
  cudaMemcnyFromSymbol(A. dA. N * N * sizeof(float). 0.
      cudaMemcnyDeviceToHost ):
  printf("%f\n", A[1][2]);
  return 0:
```

- dim3 définit une topologie 3D d'indexage (dim3.{x,y,z}).
- Mettre dim3.z = 1 pour 2D.
- Le nombre total de blocs égale à la multiplication de dimensions.
- Pas de division ni modulus pour trouver i et j



```
#include <cstdio>
#include "cuda.h"
#define N 2048
float A[N][N];
float c = 2.0:
__device__ float dA[N][N];
__global__ void multiplyArray2D(int n, float c)
  int i = blockldx.x;
  int | = blockldx.v * blockDim.x + threadIdx.x;
  if (i < n) { dA[i][i] *= c; }
int main(int argc, char **argv)
  for (int i = 0: i < N: i++) {
    for (int i = 0: i < N: i++) { A[i][i] = i + i: }
  // Copier le tableau vers le GPU
  cudaMemcpyToSymbol(dA. A. N * N * sizeof(float). 0.
      cudaMemcpvHostToDevice):
  int blockSize = 1024:
  dim3 dimGrid:
  dimGrid v - N:
  dimGrid.y = N / blockSize;
  dimGrid z - 1:
  multiplyArray2D <<<dimGrid . blockSize >>>(N. c):
  // Recopier le tableau multiplie vers le CPU
  cudaMemcpyFromSymbol(A, dA, N * N * sizeof(float), 0,
      cuda Memcov Device To Host ):
  printf("%f\n" A[1][2]):
  return 0:
```

- Chaque bloc multiplie blockSize éléments.
- Chaque thread multiplie 1 élément.
- Threads travaillent sur éléments consécutifs dans une ligne.
- Il faut lancer $N^2/blockSize$ blocs au total.
- Chaque blocs multiplient une sous-ligne de A.
- Il faut vérifier le dépassement du tableau.



```
#include <cstdio>
#include "cuda.h"
#define N 2048
float A[N][N];
float c = 2.0:
__device__ float dA[N][N]:
__global__ void multiplyArray2D(int n. float c)
  int i = blockIdx.x * blockDim.x + threadIdx.x;
  int | = blockldx.y:
  if (i < n) { dA[i][i] *= c; }
int main(int argc, char **argv)
  for (int i = 0: i < N: i++) {
    for (int i = 0: i < N: i++) { A[i][i] = i + i: }
  // Copier le tableau vers le GPU
  cudaMemcpyToSymbol(dA. A. N * N * sizeof(float). 0.
      cudaMemcpvHostToDevice):
  int blockSize = 1024:
  dim3 dimGrid
  dimGrid.x = N / blockSize;
  dim Grid v - N:
  dimGrid.z = 1:
  multiplyArray2D <<<dimGrid . blockSize >>>(N. c):
  // Recopier le tableau multiplie vers le CPU
  cudaMemcpyFromSymbol(A, dA, N * N * sizeof(float), 0,
      cuda Memcov Device To Host ):
  printf("%f\n" A[1][2]):
  return 0:
```

- Chaque thread multiplie 1 élément.
- Il faut lancer $N^2/blockSize$ blocs au total.
- Threads travaillent sur éléments consécutifs dans une colonne.
- Chaque blocs multiplient une sous-colonne de A.
- Lequel est mieux (sous-ligne vs. sous-colonne)?
- Qu'est-ce qui se passe si A a peu de lignes/colonnes?



```
#include <cstdio>
#include "cuda.h"
#define N 2048
float A[N][N];
float c = 2.0:
__device__ float dA[N][N]:
__global__ void multiplyArray2D(int n, float c)
  int blockDimSgrt = (int)sgrt((float)blockDim.x);
  int i = blockldx.x * blockDimSgrt + threadIdx.x / blockDimSgrt;
  int i = blockldx.v * blockDimSqrt + threadIdx.x % blockDimSqrt;
  if (i < n && i < n) { dA[i][i] *= c: }</pre>
int main(int argc. char **argv)
  for (int i = 0: i < N: i++) {
    for (int i = 0; i < N; i++) { A[i][i] = i + i; }
  // Copier le tableau vers le GPU
  cudaMemcpvToSvmbol(dA, A, N * N * sizeof(float), 0.
      cudaMemcpvHostToDevice):
  int blockSize = 1024:
  dim3 dimGrid:
  dimGrid v - N / 32:
  dimGrid.v = N / 32:
  dimGrid.z = 1:
  multiplyArray2D <<<dimGrid . blockSize >>>(N. c):
  // Recopier le tableau multiplie vers le CPU
  cudaMemcpvFromSymbol(A, dA, N * N * sizeof(float), 0.
      cudaMemcnyDeviceToHost ):
  printf("%f\n" A[1][2]):
  return 0:
```

- Répartir 1024 threads en 2D.
- Chaque block s'occupe d'une sous-matrice 32 × 32.
- Threads consécutifs travaille sur une sous-ligne.
- Trover i et j nécessite division et modulus.



```
#include <cstdio>
#include "cuda.h"
#define N 2048
float A[N][N];
float c = 2.0:
__device__ float dA[N][N]:
__global__ void multiplyArray2D(int n. float c)
  int blockDimSqrt = (int)sqrt((float)blockDim.x);
  int i = blockldx.x * blockDimSgrt + threadIdx.x % blockDimSgrt;
  int i = blockldx.v * blockDimSqrt + threadIdx.x / blockDimSqrt;
  if (i < n && i < n) { dA[i][i] *= c: }</pre>
int main(int argc. char **argv)
  for (int i = 0: i < N: i++) {
    for (int i = 0; i < N; i++) { A[i][i] = i + i; }
  // Copier le tableau vers le GPU
  cudaMemcpvToSvmbol(dA, A, N * N * sizeof(float), 0.
      cudaMemcpvHostToDevice):
  int blockSize = 1024:
  dim3 dimGrid:
  dimGrid v - N / 32:
  dimGrid.v = N / 32:
  dimGrid.z = 1:
  multiplyArray2D <<<dimGrid . blockSize >>>(N. c):
  // Recopier le tableau multiplie vers le CPU
  cudaMemcpvFromSymbol(A, dA, N * N * sizeof(float), 0.
      cudaMemcnyDeviceToHost ):
  printf("%f\n" A[1][2]):
  return 0:
```

- Répartir 1024 threads en 2D.
- Chaque block s'occupe d'une sous-matrice 32 × 32.
- Threads consécutifs travaille sur une sous-colonne.
- Trover i et j nécessite division et modulus.
- Lequel est mieux (accès sous-ligne vs. sous-colonne)?



```
#include <cstdio>
#include "cuda.h"
#define N 2048
float A[N][N];
float c = 2.0
__device__ float dA[N][N]
__global__ void multiplyArray2D(int n. float c)
  int i = blockldx.x * blockDim.x + threadIdx.x:
  int j = blockldx.v * blockDim.v + threadIdx.v;
  if (i < n & & i < n) { dA[i][i] *= c: }
int main(int argc, char **argv)
  for (int i = 0: i < N: i++) {
    for (int i = 0: i < N: i++) { A[i][i] = i + i: }
  // Copier le tableau vers le GPU
  cudaMemcpyToSymbol(dA, A, N * N * sizeof(float). 0.
      cudaMemcpvHostToDevice):
  dim3 dimBlock:
  dimBlock v = 32:
  dimBlock.v = 32:
  dimBlock.z = 1:
  dim3 dimGrid
  dimGrid.x = N / 32
  dimGrid.v = N / 32:
  dimGrid z = 1:
  multiplyArray2D <<<dimGrid . dimBlock >>>(N. c):
  // Reconier le tableau multiplie vers le CPU
  cudaMemcpyFromSymbol(A, dA, N * N * sizeof(float), 0,
      cudaMemcpvDeviceToHost):
  printf("%f\n", A[1][2]);
  return 0:
```

- Utiliser un dim3 pour l'indexage 2D de threads.
- Threads consécutifs en threadldx.x sont exécutés dans un warp (puis en threadldx.y, puis en threadldx.z).
- Donc chaque warp accède à une sous-colonne de A.



```
#include <cstdio>
#include "cuda.h"
#define N 2048
float A[N][N];
float c = 2.0
__device__ float dA[N][N]:
__global__ void multiplyArray2D(int n. float c)
  int i = blockldx.x * blockDim.v + threadIdx.v:
  int | = blockldx.v * blockDim.x + threadIdx.x;
  if (i < n && i < n) { dA[i][i] *= c: }
int main(int argc, char **argv)
  for (int i = 0: i < N: i++) {
    for (int j = 0; j < N; j++) { A[i][j] = i + j;
  // Copier le tableau vers le GPU
  cudaMemcpvToSymbol(dA, A, N * N * sizeof(float), 0,
      cudaMemcpvHostToDevice):
  dim3 dimBlock:
  dimBlock v = 32:
  dimBlock.v = 32:
  dimBlock.z = 1:
  dim3 dimGrid
  dimGrid.x = N / 32
  dimGrid.v = N / 32:
  dimGrid z = 1:
  multiplyArray2D <<<dimGrid . dimBlock >>>(N. c):
  // Reconier le tableau multiplie vers le CPU
  cudaMemcpyFromSymbol(A, dA, N * N * sizeof(float), 0,
      cudaMemcpvDeviceToHost):
  printf("%f\n", A[1][2]);
  return 0:
```

- Utiliser un dim3 pour l'indexage 2D de threads.
- Threads consécutifs en threadldx.x sont exécutés dans un warp (puis en threadldx.y, puis en threadldx.z).
- Donc chaque warp accède à une sous-ligne de A.
- Lequel est mieux?





Limites de dimensions de grille et de bloc

Pour une grille, il faut utiliser

- dim3.x $\leq 2^{31} 1$
- $dim3.y \le 65535$
- $dim3.z \le 65535$

Pour un bloc, il faut utiliser

- dim $3.x \le 1024$
- dim $3.y \le 1024$
- dim $3.z \le 64$
- Nombre total de threads ≤ 1024




Outline

- 1 Indexage multi-dimensionnel de blocs et threads
- 2 Coalescence
- 3 Lab assignment: Matrix multiplication

Coalescence

Il s'agit d'accès à la mémoire globale des threads dans un warp.




- Threads dans un warp exécute les instructions de manière synchrone.
- Chaque accès mémoire est également traité de manière synchrone.
- Si les threads accèdent à des éléments consécutifs dans la mémoire, ceci nécessite la lécture d'une ligne (donc 1 accès).



Coalescence (cont.)

Il s'agit d'accès à la mémoire globale des threads dans un warp.



- S'il y a des sauts, chaque ligne touchée sera lue.
 - À la limite, 32 lignes lues pour un accès.
 - La plupart d'éléments dans la ligne sont inutilisés.
- Règle: Concevoir le kernel tel que les accès sont contigus en threadldx.x.



Multiplier chaque élément d'un tableau A[N][N] par un scalaire c

```
#include <cstdio>
#include "cuda.h"
#define N 2048
float A[N][N];
float c = 2.0:
__device__ float dA[N][N]:
__global__ void multiplyArray2D(int n, float c)
  int i = blockldx.x;
  int | = blockldx.v * blockDim.x + threadIdx.x;
  if (i < n) { dA[i][i] *= c; }
int main(int argc, char **argv)
  for (int i = 0: i < N: i++) {
    for (int i = 0: i < N: i++) { A[i][i] = i + i: }
  // Copier le tableau vers le GPU
  cudaMemcpyToSymbol(dA. A. N * N * sizeof(float). 0.
      cudaMemcpvHostToDevice):
  int blockSize = 1024:
  dim3 dimGrid
  dimGrid v - N:
  dimGrid.y = N / blockSize;
  dimGrid z - 1:
  multiplyArray2D <<<dimGrid . blockSize >>>(N. c):
  // Recopier le tableau multiplie vers le CPU
  cudaMemcpyFromSymbol(A, dA, N * N * sizeof(float), 0,
      cuda Memcov Device To Host ):
  printf("%f\n" A[1][2]):
  return 0:
```

Est-il coalescent?

Coalescence

 Oui! La matrice est stockée par lignes, threadldx.x aligné sur lignes.



```
#include <cstdio>
#include "cuda.h"
#define N 2048
float A[N][N];
float c = 2.0:
__device__ float dA[N][N]:
__global__ void multiplyArray2D(int n, float c)
  int i = blockIdx.x * blockDim.x + threadIdx.x;
  int i = blockldx.y:
  if (i < n) { dA[i][i] *= c; }
int main(int argc, char **argv)
  for (int i = 0: i < N: i++) {
    for (int i = 0: i < N: i++) { A[i][i] = i + i: }
  // Copier le tableau vers le GPU
  cudaMemcpyToSymbol(dA. A. N * N * sizeof(float). 0.
      cudaMemcpvHostToDevice):
  int blockSize = 1024:
  dim3 dimGrid
  dimGrid.x = N / blockSize;
  dimGrid.y = N;
  dimGrid.z = 1:
  multiplyArray2D <<<dimGrid . blockSize >>>(N. c):
  // Recopier le tableau multiplie vers le CPU
  cudaMemcpyFromSymbol(A, dA, N * N * sizeof(float), 0,
      cuda Memcov Device To Host ):
  printf("%f\n" A[1][2]):
  return 0:
```

- Est-il coalescent?
- Non! La matrice est stockée par lignes, threadldx.x aligné sur colonnes.
- 32 léctures mémoires nécessaires pour chaque accès mémoire d'un warp.



```
#include <cstdio>
#include "cuda.h"
#define N 2048
float A[N][N];
float c = 2.0:
__device__ float dA[N][N]:
__global__ void multiplyArray2D(int n, float c)
  int i = blockIdx.x * blockDim.x + threadIdx.x;
  int | = blockldx.v * blockDim.v + threadIdx.v;
  if (i < n \&\& i < n) \{ dA[i][i] *= c; \}
int main(int argc, char **argv)
  for (int i = 0: i < N: i++) {
    for (int i = 0: i < N: i++) { A[i][i] = i + i: }
  // Copier le tableau vers le GPU
  cudaMemcpyToSymbol(dA, A, N * N * sizeof(float). 0.
      cudaMemcpvHostToDevice):
  dim3_dimBlock:
  dimBlock.x = 32:
  dimBlock.y = 32;
  dimBlock z - 1:
  dim3 dimGrid:
  dimGrid.x = N / 32:
  dimGrid.v = N / 32:
  dimGrid.z = 1;
  multiplyArray2D <<<dimGrid . dimBlock>>>(N. c):
  // Reconier le tableau multiplie vers le CPU
  cudaMemonyFromSymbol(A dA N * N * sizeof(float) 0
      cudaMemonyDeviceToHost ):
  printf("%f\n", A[1][2]);
```

- Est-il coalescent?
- Non! La matrice est stockée par lignes, threadldx.x aligné sur colonnes.
- 32 léctures mémoires nécessaires pour chaque accès mémoire d'un warp.




```
#include <cstdio>
#include "cuda.h"
#define N 2048
float A[N][N];
float c = 2.0:
__device__ float dA[N][N]:
__global__ void multiplyArray2D(int n, float c)
  int i = blockIdx.x * blockDim.v + threadIdx.v:
  int | = blockldx.v * blockDim.x + threadIdx.x;
  if (i < n \&\& i < n) \{ dA[i][i] *= c; \}
int main(int argc, char **argv)
  for (int i = 0: i < N: i++) {
    for (int j = 0; j < N; j++) { A[i][j] = i + i: }
  // Copier le tableau vers le GPU
  cudaMemcpyToSymbol(dA. A. N * N * sizeof(float). 0.
      cudaMemcpvHostToDevice):
  dim3_dimBlock:
  dimBlock.x = 32:
  dimBlock.y = 32;
  dimBlock z - 1:
  dim3 dimGrid:
  dimGrid.x = N / 32:
  dimGrid.v = N / 32:
  dimGrid.z = 1;
  multiplyArray2D <<<dimGrid . dimBlock>>>(N. c):
  // Reconier le tableau multiplie vers le CPU
  cudaMemonyFromSymbol(A dA N * N * sizeof(float) 0
      cudaMemonyDeviceToHost ):
  printf("%f\n", A[1][2]);
```

- Est-il coalescent?
- Oui! La matrice est stockée par lignes, threadldx.x aligné sur lignes.



Coalescence rules



Conflict-free access via random permutation.

Conflict-free access since threads 3, 4, 6, 7, and 9 access the same word within bank Right

Conflict-free broadcast access (threads access the same word within a bank).

- Threads in a warp accessing the same memory slot = good performance (however, bandwidth is still potentially wasted).
- Threads in a warp accessing the same memory line in a random order = still good performance in new architectures (Volta and later).
- If coalescent access is difficult to do, shared memory might be useful (we will see soon).




Example: Strided memory access to an array

```
..device.. float dA[N];
..global.. void stridedAccess(int stride)
{
   float f = dA[threadIdx.x * stride];
   // ...}
```

- How does performance evolve in terms of stride?
- For stride = 1, reading a single line of 128 bytes.
- For stride = 2, reading two lines of 128 bytes (half of which is unused).
- . . .
- For **stride** = 32, reading 32 lines of 128 bytes (31/32 of which is unused).



Example: Strided memory access to an array (cont.)




• Effective bandwidth falls rapidly.





Outline

- 1 Indexage multi-dimensionnel de blocs et threads
- 2 Coalescence
- 3 Lab assignment: Matrix multiplication

Let A, B, C be $N \times N$ matrices.









- The multiplication C = AB corresponds to the computation $C[i][j] = \sum_{k=0}^{N-1} A[i][k]B[k][j]$.
- First kernel: Create one block/thread to compute each C[i][j].



Let A, B, C be $N \times N$ matrices.

В








- The multiplication C = AB corresponds to the computation $C[i][j] = \sum_{k=0}^{N-1} A[i][k]B[k][j]$.
- Second kernel: Use P threads per block, each block computing P consecutive elements of a row of C (P = 4 in this figure).
- Suppose that *N* is divisible by *P*.



Let A, B, C be $N \times N$ matrices.








- The multiplication C = AB corresponds to the computation $C[i][j] = \sum_{k=0}^{N-1} A[i][k]B[k][j]$.
- Second kernel: Use P threads per block, each block computing P consecutive elements of a row of C (P = 4 in this figure).
- Suppose that *N* is **not** divisible by *P*.




Let A, B, C be $N \times N$ matrices.

В



A


C




- The multiplication C = AB corresponds to the computation $C[i][j] = \sum_{k=0}^{N-1} A[i][k]B[k][j]$.
- Fourth kernel: Use $P \times Q$ threads per block, each block computing $P \times Q$ consecutive elements in a tile of C (P = 4 et Q = 3 in this figure).
- Suppose that N is divisible by P and Q.



Let A, B, C be $N \times N$ matrices.







- The multiplication C = AB corresponds to the computation $C[i][j] = \sum_{k=0}^{N-1} A[i][k]B[k][j]$.
- Fourth kernel: Use $P \times Q$ threads per block, each block computing $P \times Q$ consecutive elements in a tile of C (P = 4 et Q = 3 in this figure).
- Suppose that N is **not** divisible by P and Q.



Contact

Oguz Kaya Université Paris-Saclay and LRI, Paris, France oguz.kaya@Iri.com www.oguzkaya.com