


Team 1: Radiation Resilient Logic Circuit Study with WBG Devices Bi-Weekly Update 3

Nia Baireddy, Kaylee Choate, Nomar Lebron Sponsor: Sandia National Laboratories TA: Eric Robles




Project Summary and Solution

- Radiation effects on circuits are detrimental and must be mitigated for robust applications in space, military, and nuclear industries.
- Use radiation hardening by design techniques to modify various logic circuits for reliable operation in radiation environments.






Project Subsystem Overview





Project Timeline







Kaylee Choate

Accomplishments since last update 15 hrs of effort	Ongoing progress/problems and plans until the next presentation						
Assembling subsystem PCB	Finish assembling/test subsystem PCB						
Completed integrated system design and testing in LTspice	Finalize Altium design and order integrated PCB						
Began integrated system design in Altium							



Kaylee Choate









Nia Baireddy

Accomplishments since last update 15 hrs of effort	Ongoing progress/problems and plans until the next presentation					
Finalized and ordered improved subsystem PCB	Assemble individual PCB and test/validate for Sandia					
Integrated improved subsystem with others for LTSpice simulations	Complete integrated system in Altium					
Began integrated system design in Altium	Order integrated PCB or PCBs					



Nia Baireddy









Nomar Lebron

Accomplishments since last update 15 hrs of effort	Ongoing progress/problems and plans until the next presentation
 Completed Integration of 3 Subsystems in LTSpice 	Complete Integrated Altium PCB
Completed Integrated Altium Schematic	 Perform Testing and Validation on individual circuit before sending to Sandia
On-Going Progress on Integrated Altium PCB	




Nomar Lebron







Integrated System in Altium





Execution Plan

	1/17	1/24	1/31	2/7	2/14	2/21	2/28	3/6	3/20	3/27	4/3	4/10	4/17	4/24
Validate Subsystem Functionality		-				-	,		-		-	-		
Status Update 1														
Update Subsystem Designs														
Plan Integrated System Design														
Status Update 2														
Design Integrated System in LTSpice														
Order Individual PCBs and Parts														
Design Integrated Schematic in Altium														
Design Integrated PCB in Altium														
Status Update 3														
Assemble Individual PCBs														
Order Integrated PCB and Parts														
Testing and Validation														
Deliver Individual PCBs to Sandia														
Status Update 4														
Assemble Integrated PCB														
Status Update 5														
Integrated PCB Testing and Validation														
Final Report														
Final Demo														
Completed														
In Progress														
Behind Schedule														
Not Started														



Validation Plan

Ring Oscillator Task	Specification	Result (Sim)	Result (PCB)	Owner	Date
Voltage Input (max)	5V	Pass		Kaylee	3/6/2024
Square Wave	yes/no	Pass		Kaylee	3/6/2024
Frequency Range	100kHz	Pass		Kaylee	3/6/2024
Magnitude Variation	0-5V	Pass		Kaylee	3/6/2024
Power Consumption	~ 10 mW	Pass		Kaylee	3/6/2024
Supply Voltage Variation Test	Vdd +/- 10%	Pass		Kaylee	3/20/2024
Voltage Spike	50V	Pass		Kaylee	3/20/2024
Voltage Build Up	50V	Pass		Kaylee	3/20/2024
Current Spike	5A	Pass		Kaylee	3/20/2024
Current Build Up	5A	Pass		Kaylee	3/20/2024
1x4 SRAM Memory Cell Array Task	Specification	Result (Sim)	Result (PCB)	Owner	Date
Voltage Input Max (Vdd)	5V	Pass		Nia	3/6/2024
Read/Write Speed	~ 10 ns	Pass		Nia	3/6/2024
Read/Write Disturb	< 10 cycles	Pass		Nia	3/6/2024
Hold and Setup Time	~ 5 ns	Pass		Nia	3/6/2024
High/Low Voltage	Vdd +/- 10%	Pass		Nia	3/20/2024
Read/Write Stability Margin (Voltage)	Vdd +/- 10%	Pass		Nia	3/20/2024
Power Consumption (active)	~ 10 mW	Pass		Nia	3/20/2024
Power Consumption (idle)	~ 10 uW	Pass		Nia	3/20/2024
Data Recovery Test	~ 10 ms	Pass		Nia	3/20/2024
4:1 Multiplexer Task	Specification	Result (Sim)	Result (PCB)	Owner	Date
Voltage Input (max)	5V	Pass		Nomar	3/6/2024
Select Line Test	4 inputs	Pass		Nomar	3/6/2024
Data Stability	Vdd +/- 10%	Pass		Nomar	3/6/2024
High/Low Voltage	Vdd +/- 10%	Pass		Nomar	3/6/2024
Power Consumption Test	< 6W	Pass		Nomar	3/20/2024
User Interface Testing	Switches	Pass		Nomar	3/20/2024
User Interface Testing	LEDs on/off	N/A		Nomar	3/20/2024
Supply Voltage Variation Test	Vdd +/- 10%	Pass		Nomar	3/20/2024

Thanks and Gig 'Em!

Questions?