


# Team 1: Radiation Resilient Logic Circuit Study with WBG Devices Bi-Weekly Update 2

Nia Baireddy, Kaylee Choate, Nomar Lebron Sponsor: Sandia National Laboratory TA: Eric Robles




# **Project Summary and Solution**

- Radiation effects on circuits are detrimental and must be mitigated for robust applications in space, military, and nuclear industries.
- Use radiation hardening by design techniques to modify various logic circuits for reliable operation in radiation environments.






### **Project/Subsystem Overview**



- Radiation resilient wide bandgap material (GaN)
- Hardened components
  - Low resistance wirewound resistors
  - Multi-layer ceramic capacitors
- Alternative circuit layout
  - NMOS only
  - Trace width
  - Trace spacing



# **Project Timeline**





# Seven-Stage Ring Oscillator


#### **Kaylee Choate**

Accomplishments since last update 15 hrs of effort	Ongoing progress/problems and plans until the next presentation
<ul> <li>Simulated voltage spike in Itspice and corrected voltage spike by adding RCD snubber</li> </ul>	<ul> <li>Assemble PCB/Test resistor and capacitor values</li> </ul>
<ul> <li>Added RCD snubber to PCB design and ordered PCB for testing in preparation for integration</li> </ul>	Finish integrated     system simulation on LTSpice
	Start integrated Altium PCB



## Seven-Stage Ring Oscillator

**Kaylee Choate** 





# 1x4 SRAM Cell Array


#### **Nia Baireddy**

Accomplishments since la update 15 hrs		Ongoing progress/problems and plans until the next presentation
Modified PCB and verification  Modified PCB and verification  integration		<ul> <li>Finish integrated system simulations in LTSpice</li> </ul>
Worked on preliminary design	integrated •	Start integrated Altium PCB
Began design for subsy power circuitry for integ system power distribution	rated	<ul> <li>Compile additional parts list for integrated system</li> </ul>



## 1x4 SRAM Cell Array







# 4:1 Multiplexer


#### **Nomar Lebron**


Accomplishments since last update 15 hrs of effort	Ongoing progress/problems and plans until the next presentation
Simulated voltage divider gate driver	Implement user interface LEDs for selection bits
<ul> <li>Simulated decoupling capacitor</li> <li>Tested decoupling capacitor on</li> </ul>	Finish integrated system simulation on LTSpice
PCB in preparation for integration	Begin integrated PCB design on Altium



## 4:1 Multiplexer


#### **Nomar Lebron**







#### **Execution Plan**



# Thanks and Gig 'Em!

Questions?