Test Cases:

- x1 = 20, x2 = 13, x5 = 0 --> x6 = 30

With x1 being compared to x3, x1 = x3, 20 in register x1 is not equal to 10 in register x3. So x1 stays the same. With x2 being compared to x4, x2 >= x4, 13 in register x2 is greater than 12 in register x4. So, x2 register now equals 10. For x6, the result would execute x1+ x2 first, equaling 30. Then for x6 + x5, 30 + 0, register x6 should end with the 30 as the value.



- x1 = 5, x2 = 10, x5 = 0 --> x6 = 37

With x1 being compared to x3, x1 = x3, 5 in register x1 is not equal to 10 in register x3. So x1 stays the same. With x2 being compared to x4, x2 >= x4, 10 in register x2 is not greater than 12 in register x4. So x2 stays the same. Since x1 and x2 weren't true, x5 register would now equal 22. For x6, the result would execute x1+ x2 first, equaling 15. Then for x6 + x5, 15 + 22, register x6 should end with the 37 as the value.



- x1 = -10, x2 = -10, x5 = 0 --> x6 = 2

With x1 being compared to x3, x1 = x3, -10 in register x1 is not equal to 10 in register x3. So x1 stays the same. With x2 being compared to x4, x2 >= x4, -10 in register x2 is not greater than 12 in register x4. So x2 stays the same. Since x1 and x2 weren't true, x5 register would now equal 22. For x6, the result would execute x1+ x2 first, equaling -20. Then for x6 + x5, 22 + (-20), register x6 should end with the 2 as the value.

Input your RISC-V code here:

```
addi x1,x0,-10
addi x2,x0,-10
addi x3,x0,10
addi x4,x0,12
add x5,x0,x0
beq x1,x3,16
bge x2,x4,20
addi x5,x0,22
jal x0,16
addi x1,x0,12
jal x0,8
addi x2,x0,10
add x6,x1,x2
add x6,x6,x5
```

Reset | Stop | CPU: 32 Hz

Init Value	Register	Decimal	Hex	Binary
0	x0 (zero)	0	0x00000000	0b00000000000000000000000000000000
0	x1 (ra)	-10	0xfffffff6	0b11111111111111111111111111110110
0	x2 (sp)	-10	0xfffffff6	0b11111111111111111111111111110110
0	x3 (gp)	10	0x0000000a	0b00000000000000000000000000001010
0	x4 (tp)	12	0x0000000c	0b00000000000000000000000000001100
0	x5 (t0)	22	0x00000016	0b00000000000000000000000000010110
0	x6 (t1)	2	0x00000002	0b00000000000000000000000000000010
0	x7 (t2)	0	0x00000000	0b00000000000000000000000000000000
0	x8 (s0/fp)	0	0x00000000	0b00000000000000000000000000000000
0	x9 (s1)	0	0x00000000	0b00000000000000000000000000000000
0	x10 (a0)	0	0x00000000	0b00000000000000000000000000000000
0	x11 (a1)	0	0x00000000	0b00000000000000000000000000000000
0	x12 (a2)	0	0x00000000	0b00000000000000000000000000000000