


Agenda: Wednesday, May 14, 2014


13:30-13:45	CUDA Refresher
13:45-14:00	Dynamic Parallelism
14:00-14:30	Unified Memory
14:30-15:00	Break
15:00-16:30	GPU Optimization
	SPU Programming Workshop ZZG, Garching, 14-15 May, 2014




Simple Processing Flow



Simple Processing Flow




Simple Processing Flow



Low Latency or High Throughput?

- CPU architecture must minimize latency within each thread
- GPU architecture hides latency with computation from other (warps of) threads




```
#include <cuda.h>
global void kernel(float* x, int n){
    int tid = threadIdx.x;
    if (threadIdx.x < n) x[tid] = x[tid] + (float) tid;
int main(int argc, char** argv) {
    const int n = 100;
    float *d x; float *h x = (float*) malloc(n * sizeof(float));
    cudaMemcpy(d x, h x, n*sizeof(float), cudaMemcpyHostToDevice);
    kernel<<<1, n>>>(d x, n);
    cudaMemcpy(h x, d x, n*sizeof(float), cudaMemcpyDeviceToHost);
```


CUDA Execution Model


- Thread: Sequential execution unit
 - All threads execute same sequential program
 - Threads execute in parallel
- Threads Block: a group of threads
 - Executes on a single Streaming Multiprocessor (SM)
 - Threads within a block can cooperate
 - Light-weight synchronization
 - Data exchange
- Grid: a collection of thread blocks
 - Thread blocks of a grid execute across multiple SMs
 - Thread blocks do not synchronize with each other
















Execution Model

Software









Hardware







Threads are executed by scalar CUDA Cores

Thread blocks are executed on multiprocessors


Thread blocks do not migrate

Several concurrent thread blocks can reside on one multiprocessor - limited by multiprocessor resources (shared memory and register file)

A kernel is launched as a grid of thread blocks

High-level view of GPU Architecture


- Several Streaming Multiprocessors
 - E.g., Kepler GK110 has up to 15 SMs
- L2 Cache shared among SMs
- Multiple channels to DRAM




Kepler Streaming Multiprocessor (SMX)

Per SMX:

- 192 SP CUDA Cores
- 64 DP CUDA Cores
- 4 warp schedulers
 - Up to 2048 concurrent threads
 - One or two instructions issued per scheduler per clock from a single warp
- Register file (256KB)
- Shared memory (48KB)





CUDA Dynamic Parallelism

Kernel launches grids

Identical syntax as host

CUDA runtime function in cudadevrt library


Enabled via nvcc flag

```
-rdc=true
```

```
__global__ void childKernel()
{
  printf("Hello %d", threadIdx.x);
}
```


```
__global__ void parentKernel()
{
    childKernel<<<1,10>>>();
    cudaDeviceSynchronize();
    printf("World!\n");
}
```


```
int main(int argc, char *argv[])
{
  parentKernel<<<1,1>>>();
  cudaDeviceSynchronize();
  return 0;
}
```



Unified Memory Dramatically Lower Developer Effort







Super Simplified Memory Management Code



CPU Code

```
void sortfile(FILE *fp, int N) {
   char *data;
   data = (char *)malloc(N);
   fread(data, 1, N, fp);
   qsort(data, N, 1, compare);

   use_data(data);
   free(data);
}
```

CUDA 6 Code with Unified Memory

```
void sortfile(FILE *fp, int N) {
  char *data;
  cudaMallocManaged(&data, N);

  fread(data, 1, N, fp);

  qsort<<<...>>>(data,N,1,compare);
  cudaDeviceSynchronize();

  use_data(data);

  cudaFree(data);
}
```

Unified Memory Delivers



1. Simpler
Programming &
Memory Model

- Single pointer to data, accessible anywhere
- Tight language integration
- Greatly simplifies code porting

2. Performance
Through
Data Locality


- Migrate data to accessing processor
- Guarantee global coherency
- Still allows cudaMemcpyAsync() hand tuning





Eliminate Deep Copies

```
struct dataElem
{
    int prop1;
    int prop2;
    char *text;
};
```








Eliminate Deep Copies

```
struct dataElem
{
    int prop1;
    int prop2;
    char *text;
};
```




Simpler Memory Model:



Eliminate Deep Copies

```
void launch(dataElem *elem) {
    dataElem *q_elem;
    char *q_text;
    int textlen = strlen(elem->text) + 1;
    // Allocate storage for struct and text
    cudaMalloc(&g_elem, sizeof(dataElem));
    cudaMalloc(&g_text, textlen);
    // Copy up each piece separately, including
    // new "text" pointer value
    cudaMemcpy(g_elem, elem, sizeof(dataElem));
    cudaMemcpv(g_text, elem->text, textlen);
    cudaMemcpy(&(q_elem->text), &q_text,
                                 sizeof(q_text));
    // Finally we can launch our kernel, but
    // CPU & GPU use different copies of "elem"
    kernel <<< ... >>> (q_elem);
```








```
Eliminate Deep Copies
```


```
void launch(dataElem *elem) {
    kernel<<< ... >>>(elem);
}
```



Developer Tools Support Unified Memory



Visual Profiler, nvprof:



• cuda-memcheck:

• cuda-gdb:

```
cuda-gdb) run
Starting program: /home/harrism/src/parallel-forall/code-samples/posts/unified-memo
ry/dataElem_um
[Thread debugging using libthread_db enabled]
Using host libthread_db library "/lib/x86_64-linux-gnu/libthread_db.so.1".
[New Thread 0x7ffff5f7b700 (LWP 7957)]


Program received signal CUDA_EXCEPTION_15, Invalid Managed Memory Access.
0x000000000004024eb in main ()
```



Host/Device C++ integration has been difficult in CUDA

- Cannot construct GPU class from CPU
- References fail because of no deep copies

```
// Ideal C++ version of class
class dataElem {
   int prop1;
   int prop2;
   String text;
};
```






Host/Device C++ integration has been difficult in CUDA

- Cannot construct GPU class from CPU
- References fail because of no deep copies

```
// Ideal C++ version of class
class dataElem {
   int prop1;
   int prop2;
   String text;
};
```





C++ objects migrate easily when allocated on managed heap

Overload new operator* to use C++ in unified memory region

```
class Managed {
    void *operator new(size_t len) {
        void *ptr;
        cudaMallocManaged(&ptr, len);
        return ptr;
    void operator delete(void *ptr) {
        cudaFree(ptr);
```

^{* (}or use placement-new)



Pass-by-reference enabled with new overload

```
// Deriving from "Managed" allows pass-by-reference
class String : public Managed {
    int length;
    char *data;
    // Copy constructor using new allocates CPU-only data
    String (const String &s) {
        length = s.length;
        data = new char[length+1];
        strcpy(data, s.data);
};
```

NOTE: CPU/GPU class sharing is restricted to POD-classes only (i.e. no virtual functions)



Pass-by-value enabled by managed memory copy constructors

```
// Deriving from "Managed" allows pass-by-reference
class String : public Managed {
    int length:
    char *data;
    // Unified memory copy constructor allows pass-by-value
    String (const String &s) {
        length = s.length;
        cudaMallocManaged(&data, length+1);
        strcpy(data, s.data);
};
```


NOTE: CPU/GPU class sharing is restricted to POD-classes only (i.e. no virtual functions)



Combination of C++ and Unified Memory is very powerful

- Concise and explicit: let C++ handle deep copies
- Pass by-value or by-reference without memcpy shenanigans


```
// Note "Managed" on this class, too.
// C++ now handles our deep copies
class dataElem : public Managed {
   int prop1;
   int prop2;
   String text;
};
```



C++ Pass By Reference




Single pointer to data makes object references just work



C++ Pass By Value



Copy constructors from CPU create GPU-usable objects



Unified Memory Roadmap



CUDA 6: Ease of Use

Single Pointer to Data
No Memcopy Required
Coherence @ launch & sync
Shared C/C++ Data
Structures

Next: Optimizations

Prefetching
Migration Hints
Additional OS Support

Future GPUs


Finer Grain Migration
Not Limited to GPU
Memory Size

PARALLEL FORALL Learn More: http://bit.ly/um-p4a




GPU OPTIMIZATION FUNDAMENTALS

APOD: A Systematic Path to Performance



Assess



- Identify hotspots (total time, number of calls)
- Understand scaling (strong and weak)

Assess: Understanding Scaling

Strong Scaling

- A measure of how, for fixed overall problem size, the time to solution decreases as more processors are added to a system
- Linear strong scaling: speedup achieved is equal to number of processors used

Amdahl's Law:

$$S = \frac{1}{(1-P) + \frac{P}{N}} \approx \frac{1}{(1-P)}$$

Assess: Speed of Light

- What's the limiting factor?
 - Memory bandwidth?
 - Compute throughput?
 - Latency?

- Not sure?
 - Get a rough estimate by counting bytes per instruction, compare it to "balanced" peak ratio $\frac{GBytes/sec}{Ginsns/sec}$
 - Profiler will help you determine this


Parallelize

Applications

Libraries


Compiler Directives Programming Languages

Asynchronicity = Overlap = Parallelism




Heterogeneous system: overlap work and data movement

Asynchronicity



- This is the kind of case we would be concerned about
 - Found the top kernel, but the GPU is mostly idle that is our bottleneck
 - Need to overlap CPU/GPU computation and PCIe transfers

Parallelize: Achieve Asynchronicity



What we want to see is maximum overlap of all engines

Optimize

Profile-driven optimization

- Tools:
 - nsight Visual Studio Edition or Eclipse Edition
 - nvvp NVIDIA Visual Profiler
 - nvprof Command-line profiling

Deploy



- Check API return values
- Run cuda-memcheck tools

- Library distribution
- Cluster management



Early gains Subsequent changes are evolutionary

OPTIMIZE

Main Requirements for GPU Performance

Expose sufficient parallelism

- Utilize parallel execution resources efficiently
 - Use memory system efficiently
 - Coalesce global memory accesses
 - Use shared memory where possible
 - Have coherent execution within warps of threads

GPU Optimization Fundamentals

- Find ways to parallelize sequential code
- Adjust kernel launch configuration to maximize device utilization
- Ensure global memory accesses are coalesced
- Minimize redundant accesses to global memory
- Avoid different execution paths within the same warp
- Minimize data transfers between the host and the device

http://docs.nvidia.com/cuda/cuda-c-best-practices-guide/

GPU Optimization Fundamentals

Find ways to parallelize sequential code

- Kernel optimizations
 - Launch configuration
 - Global memory throughput
 - Shared memory access
 - Instruction throughput / control flow
- Optimization of CPU-GPU interaction
 - Maximizing PCle throughput
 - Overlapping kernel execution with memory copies

OPTIMIZE

Kernel Optimizations: Kernel Launch Configuration

Kernel Launch Configuration


- A kernel is a function that runs on the GPU
- A kernel is launched as a grid of blocks of threads
- Launch configuration is the number of blocks and number of threads per block, expressed in CUDA with the <<< >>> notation:

```
mykernel<<<blooks_per_grid, threads_per_block>>> (...);
```

- What values should we pick for these?
 - Need enough total threads to process entire input
 - Need enough threads to keep the GPU busy
 - Selection of block size is an optimization step involving warp occupancy.

High-level view of GPU Architecture


- Several Streaming Multiprocessors
 - E.g., Kepler GK110 has up to 15 SMs
- L2 Cache shared among SMs
- Multiple channels to DRAM



Kepler Streaming Multiprocessor (SMX)

Per SMX:

- 192 SP CUDA Cores
- 64 DP CUDA Cores
- 4 warp schedulers
 - Up to 2048 concurrent threads
 - One or two instructions issued per scheduler per clock from a single warp
- Register file (256KB)
- Shared memory (48KB)




CUDA Execution Model


- Thread: Sequential execution unit
 - All threads execute same sequential program
 - Threads execute in parallel
- Threads Block: a group of threads
 - Executes on a single Streaming Multiprocessor (SM)
 - Threads within a block can cooperate
 - Light-weight synchronization
 - Data exchange
- Grid: a collection of thread blocks
 - Thread blocks of a grid execute across multiple SMs
 - Thread blocks do not synchronize with each other



















Execution Model

Software








Hardware







Threads are executed by scalar CUDA Cores

Thread blocks are executed on multiprocessors

Thread blocks do not migrate

Several concurrent thread blocks can reside on one multiprocessor - limited by multiprocessor resources (shared memory and register file)

A kernel is launched as a grid of thread blocks

Launch Configuration: General Guidelines

How many blocks should we use?

- 1,000 or more thread blocks is best
 - Rule of thumb: enough blocks to fill the GPU at least 10s of times over
 - Makes your code ready for several generations of future GPUs


Launch Configuration: General Guidelines

How many threads per block should we choose?

The really short answer: 128, 256, or 512 are often good choices

- The slightly longer answer:
 - Pick a size that suits the problem well
 - Multiples of 32 threads are best
 - Pick a number of threads per block (and a number of blocks) that is sufficient to keep the SM busy

Warps



A thread block consists of warps of 32 threads

A warp is executed physically in parallel on some multiprocessor.

Threads of a warp issue instructions in lock-step (as with SIMD)

Hardware Levels of Parallelism

Single Instruction, Multiple Data In-core parallelism

Simultaneous Multithreading Cross-core, Cross-socket Single Computer OpenMP, pthreads

Multiple "computers" Tightly-coupled Supercomputing apps

MPI

SIMD SMT

SIMT

Single Instruction, Multiple Threads In-processor parallelism Many threads on many cores

These form a continuum. Best performance is achieved with a mix.

Occupancy

- Need enough concurrent warps per SM to hide latencies:
 - Instruction latencies
 - Memory access latencies


Hardware resources determine number of warps that fit per SM

Occupancy = N_{actual} / N_{max}


Start	588.755 ms
End	588.808 ms
Duration	53.344 µs
Grid Size	[64,64,1]
Block Size	[16,8,1]
Registers/Thread	21
Shared Memory/Block	1.062 KB
Memory	
Global Load Efficiency	100%
Global Store Efficiency	100%
Local Memory Overhead	0%
DRAM Utilization	92.7% (169.74 GB/s)
Instruction	
Branch Divergence Overhead	0%
Total Replay Overhead	17.6%
Shared Memory Replay Overhead	0%
Global Memory Replay Overhead	17.6%
Global Cache Replay Overhead	0%
Local Eache Replay Overhead	0%
Occupancy	
Achieved	91.3%
Theoretical	100%
Thereside	100%
Achieved	91.3%
Occupancy	
Local cache Replay Overnead	0%


Low Latency or High Throughput?


- CPU architecture must minimize latency within each thread
- GPU architecture hides latency with computation from other (warps of) threads



Latency hiding







Latency Hiding

- Instruction latencies:
 - Roughly 10-20 cycles for arithmetic operations
 - DRAM accesses have higher latencies (400-800 cycles)
- Instruction Level Parallelism (ILP)
 - Independent instructions between two dependent ones
 - ILP depends on the code, done by the compiler
- Switching to a different warp
 - If a warp must stall for N cycles due to dependencies, having N other warps with eligible instructions keeps the SM going
 - Switching among concurrently resident warps has no overhead
 - State (registers, shared memory) is partitioned, not stored/restored



Occupancy

- Occupancy: number of concurrent warps per SM, expressed as:
 - Absolute number of warps of threads that fit concurrently (e.g., 1..64), or
 - Ratio of warps that fit concurrently to architectural maximum (0..100%)

- Number of warps that fit determined by resource availability:
 - Threads per thread block
 - Registers per thread
 - Shared memory per thread block

Kepler SM resources:

- 64K 32-bit registers
- Up to 48 KB of shared memory
- Up to 2048 concurrent threads
- Up to 16 concurrent thread blocks


Occupancy and Performance

- Note that 100% occupancy isn't needed to reach maximum performance
 - Once the "needed" occupancy (enough warps to switch among to cover latencies) is reached, further increases won't improve performance
- Level of occupancy needed depends on the code
 - More independent work per thread -> less occupancy is needed
 - Memory-bound codes tend to need more occupancy
 - Higher latency than for arithmetic, need more work to hide it

Thread Block Size and Occupancy

- Thread block size is a multiple of warp size (32)
 - Even if you request fewer threads, hardware rounds up
- Thread blocks can be too small
 - Kepler SM can run up to 16 thread blocks concurrently
 - SM can reach the block count limit before reaching good occupancy
 - E.g.: 1-warp blocks = 16 warps/SM on Kepler (25% occ probably not enough)
- Thread blocks can be too big
 - Enough SM resources for more threads, but not enough for a whole block
 - A thread block isn't started until resources are available for all of its threads

Thread Block Sizing



SM resources:

- Registers
- Shared memory



CUDA Occupancy Calculator


Analyze effect of resource consumption on occupancy


CUDA GPU Occupancy Calculator Just follow steps 1, 2, and 3 below! (or click here for help) 1.) Select Compute Capability (click): (Help) 1.b) Select Shared Memory Size Config (bytes) 49152 2.) Enter your resource usage: Threads Per Block (Help) Registers Per Thread Shared Memory Per Block (bytes) (Don't edit anything below this line) 3.) GPU Occupancy Data is displayed here and in the graphs: Active Threads per Multiprocessor 2048 Active Warps per Multiprocessor Active Thread Blocks per Multiprocessor Occupancy of each Multiprocessor 100% Physical Limits for GPU Compute Capability: Threads per Warp Warps per Multiprocessor Threads per Multiprocessor 2048 Thread Blocks per Multiprocessor Total # of 32-bit registers per Multiprocessor 65536 Register allocation unit size Register allocation granularity warp Registers per Thread Shared Memory per Multiprocessor (bytes) 49152 256 Shared Memory Allocation unit size Warp allocation granularity Maximum Thread Block Size = Allocatable Per Block Limit Per SM Blocks Per SM (Threads Per Block / Threads Per Warp) (Warp limit per SM due to per-warp reg cou 4915 Noto: SM is an abbroviation for (Stroaming) Multiprocossor Maximum Thread Blocks Per Multiprocessor Blocks/SM * Warps/Block = Warps/SM Limited by Max Warps or Max Blocks per Multiproce Physical Max Warps/SM = 64 Nato: Occupancy limitor izzhaun in arango Occupancy = 64 / 64 = 100%

Click Here for detailed instructions on how to use this occupancy calculator.

For more information on NVIDIA CUDA, visit http://developer.nvidia.com/cuda


Your chosen resource usage is indicated by the red triangle on the graphs. The other data points represent the range of possible block sizes, register counts, and shared memory allocation.







Occupancy here is limited by grid size and number of threads per block



Kepler: Level of Parallelism Needed

- To saturate instruction bandwidth:
 - Fp32 math: ~1.7K independent instructions per SM
 - Fewer for lower-throughput instructions
 - Keep in mind that Kepler can track up to 2048 threads per SM
- To saturate memory bandwidth:
 - 100+ concurrent independent 128-byte lines per SM