### Section 2.2 — The ARM Memory Map (Mazidi)

2025-09-01

### Chapter 2 · Section 2.2 — Exercises (Mazidi)

Problems are paraphrased to respect copyright. For theory and examples, see Mazidi, Ch. 2 §2.2.

#### 11) True or False. R13 and R14 are special function registers.

Answer: True.

Why: In the programmer's model, R13 = SP (stack pointer) and R14 = LR (link register) — both are

special-purpose registers.

#### 12) True or False. The peripheral registers are mapped to memory space.

Answer: True.

Why: ARM microcontrollers use memory-mapped I/O; peripheral registers occupy regions in the address space.

#### 13) True or False. The on-chip Flash is the same size in all members of ARM.

Answer: False.

Why: Flash size varies by device/family (e.g., 8KB ... MBs).

#### 14) True or False. The on-chip data SRAM is the same size in all members of ARM.

Answer: False.

Why: SRAM size is device-dependent.

## 15) What is the difference between the EEPROM and data SRAM space in the ARM?

**Answer: EEPROM is non-volatile** (retains contents with power off, slower writes, limited endurance); **SRAM is volatile** (contents lost on power-off, fast read/write).

#### 16) Can we have an ARM chip with no EEPROM?

Answer: Yes.

Why: Many ARM MCUs have no true EEPROM; Flash (or emulated EEPROM) is used instead.

#### 17) Can we have an ARM chip with no data RAM?

Answer: No.

Why: Practical execution requires RAM for stack/variables.

#### 18) What is the maximum number of bytes that the ARM can access?

**Answer: 4GB** = **2**^**32 bytes** = **0x00000000-0xFFFFFFF** (architectural 32-bit address space; specific MCUs may implement less).

# 19) Find the address of the last location of on-chip Flash for each case (first location = 0).

- (a)  $32KB \rightarrow last = 0x7FFF$
- (b)  $8KB \rightarrow last = ox1FFF$
- (c)  $64KB \rightarrow last = oxFFFF$
- (d)  $16 \text{ KB} \rightarrow \text{last} = \text{ox}_3 \text{FFF}$
- (e)  $128 \text{ KB} \rightarrow \text{last} = 0x1FFFF$
- (f)  $256 \text{ KB} \rightarrow \text{last} = \text{ox}_3 \text{FFFF}$

**Reasoning:** last address = size - 1 (bytes).

## 20) Show the lowest and highest values (in hex) that the ARM program counter can take.

Answer: Lowest = 0x00000000, Highest = 0xFFFFFFF.

Note: Alignment/state bits may constrain actual fetch addresses, but the architectural range is as above.

## 21) A given ARM has 0x7FFF as the last location of its on-chip ROM. What is the size?

Answer: 0x8000 bytes = 32 KB.

Why: Size = last - first + 1 = 0x7FFF - 0x0000 + 1.

#### 22) Repeat Question 21 for 0x3FFF.

Answer: 0x4000 bytes = 16 KB.

# 23) Find the on-chip program memory size (in KB) for these address ranges (inclusive):

- (a)  $\mathbf{ox0000} \mathbf{ox1}\mathbf{FFF} \rightarrow \mathbf{size} = \mathbf{ox2000} = \mathbf{8}\mathbf{KB}$
- (b)  $oxoooo-ox3FFF \rightarrow size = ox4000 = 16 KB$
- (c)  $oxoooo-ox7FFF \rightarrow size = ox8ooo = 32KB$
- (d)  $oxoooo-oxFFFF \rightarrow size = ox1oooo = 64KB$
- (e)  $oxoooo-ox1FFFF \rightarrow size = ox2oooo = 128 KB$
- (f)  $oxoooo-ox3FFFF \rightarrow size = ox40000 = 256 KB$

# 24) Find the on-chip program memory size (in KB) for these address ranges (inclusive):

- (a)  $oxoooooo-oxFFFFFFF \rightarrow size = ox10000000 = 16 MB = 16384 KB$
- (b)  $oxoooooo-ox7FFFF \rightarrow size = ox8oooo = 512KB$
- (c)  $0x000000-0x7FFFFFF \rightarrow size = 0x800000 = 8MB = 8192KB$
- (d)  $0x000000-0x0FFFFF \rightarrow size = 0x100000 = 1MB = 1024KB$
- (e)  $oxoooooo-ox1FFFFF \rightarrow size = ox200000 = 2MB = 2048 KB$
- (f)  $oxoooooo-ox3FFFFF \rightarrow size = ox4ooooo = 4MB = 4096 KB$

#### Notes for learners

- Inclusive ranges: If the first address is 0, the last address is (size 1).
- Use powers of two: 1 KB = 1024 bytes, 1 MB = 1024 KB.
- Program counter range shown is the architectural 32-bit span; concrete devices map only a subset.