CSE341

Theory Assignment - 2

Name: Kazi Md. Al-Waki)

ID: 19301057

Section: 05

PIC

To scavice 48 hardware 9ntehampts on 8086 microphocesson, we will ad need 7, 8259 (PIC) chips.

In the intermupt negrest neglisten past the 8259A PIC has 8 pins. There is multiple pic's can be connected through these pins. There is their one called master PIC, where we can connect multiple PIC's to the pins of madter PIC. The concept is called cascading.

Now, we know each PIC has 8 pins, they have to be connected and periform concading. You 48 hardware intensupt, we will need: $\frac{48}{8} = 6$ additional PIC and one master PIC.

So, in total we need 7 pic chips to senvice 48 hardware internupts.

Lastly, only a total of G4 interrrupts can be serviced with the help of casoading because I'in the master PIC there are 8 pins only. On those 8 pins, 8 pIC can be connected. The 8 PIC will give (8x8) = G4 interrrupts. The max amount of interrrupt is G4. That is why only a total of G4 interrrupts can be serviced with the help of cascading.

Memory Bank

Data can be accessed throm the memory in 4 different ways.

The ways are:

we might need to nethieve

1) 8 bits ob data Ignom veven bank

28 11 11 11 11 060 11

3) 16 11 11 11 even starting address

(4) 16 11 11 11 11 06d 11 11


BHE	A.	Type of trians fer brown even
0	0	B bit Brom each bank (standing brom even address location)
0	\	8 bit Inom odd book
1		8 bit Unom even bank.
1	1. 1	None

When, Ao is low only then the even bank is activating. When, BHE is high 11 11 11 odd 11 11 11.

When, the starting address is from odd bank, we nequire a bus cycles. It is not possible to access a data of which starting address is brown odd bank. This is called unaligned world.

Second 11 11: BHE = 1, Ao = 0 (Activating even both)

While, accessing 16-bit data with an odd starding address, it negrations & bus-eyele instead of 1 because the memory banks (odd bank, even bank) are not alinged, that's why data couldn't be nethieve in one bus cycle. It must take a bus cycle.



1st by bus cycle: Ao = 1 (deactivating even bank)

BHE = 0 (activating odd bank)

2nd bus cycle: Ao=0 (activating even bank)

OHE = 1 (deactivating odd bank)

Thus, it nequines a bus cycle, because in one bus cycle the wo whole data is not netriveable.

Timing Diagram

We know,

I bus cycle: 4 clock pulse 30 mhz, 40% duty cycle.

Now,

40% duty cycle = 1 clock pulse will gremain high you 40% of time and the 11 11 11 h 10w for 60% 11 11

Now,

30 Mhz = 30×106 hz clock pulses are generated in I second.

So, time Born 1 clock pulse:
$$\frac{1}{30 \times 10^6}$$
 S
$$= \frac{1}{3} \times 10^{-7} \text{ S}$$

$$= \frac{100}{3} \times 10^{-9} \text{ S}$$


$$= \frac{100}{3} \text{ ns}$$

50,

Time you 1 bus ayele= $4 \times \frac{100}{3}$ ns. $= \frac{400}{3}$ ns.

Now, each clock pulse stays low for 60% of the total time so, the time = $\frac{60}{100} \times \frac{100}{3} = 20$ ns

50, the each clock pulse stays low for sons.



Internupt

1) Intensupt Type 123

Memory boation of IP = 4n = 4x123 = 492 = 001ECh

(Lower) 1st byte > ooIECh

(higher) and byte > 00 IECh+ 1 = 001EDh

Memory location of Cs = 4n + 2 = (123x4) + 2 = 494 = 001 EEh

(Lower) 1st byte > 00 IEEh (higher) 2nd byte > 00 IEEh +1 = 00 1EFh 2) The cs of the ISR of an intermupt is bound to be in the memory location 200h

Now,

00206h = 699

4n+2=699=> $n=\frac{699-2}{4}$ => n=174.25

We Know,

The type of enterinpt is 174.