

CSE 350 Lab Report-2

Name: RAASAN BASHAR

Id : 17301042

Page : 12.

Experiment NO. 2:

Implementing a DTL Logic gate.

Table - 1

Input A	Input B	V_{DD}	V_{BB}	V_P	I_{R1}	I_{R2}	V_D	Output Y
0	0	0.66	0.66	0.66	0.0025	1.723×10^{-11}	0.515	1
0	1	0.68	-4.32	0.678	0.0024	1.722×10^{-11}	0.498	1
1	0	-4.32	0.68	0.678	0.0024	1.722×10^{-11}	0.498	1
1	1	-2.83	-2.83	2.167	0.001	0.002	0.831	0

Table - 2

Input A	Input B	V_P	V_D	Output Y
1	0	0.678	0.498	1
1	1	2.167	0.831	0

Report

(1)
when one of the input is HIGH and other one is low, Q1 is in CUT OFF mode.


Let's assume input A is low and Input B is high,

In this situation, D_A will be "on" and D_B will be "off."

(2).

In NAND operation when both the inputs are high, we get a low output. On every other case, the output will be high.

In this circuit, input A and B are connected to reversed D_A and D_B which is acting as an ~~an~~ AND gate. The input/output of that AND gate is fed into the RTL inverter where it gets inverted, thus NAND is performed.



(4)

Here we fixed A as logical high. When input B is low the output is high. And when B is high, the output is low. So here, a NOT operation is taking place.

When A is high, in this circuit, it will be on cutoff mode. So the output will depend on input B. And because of that, when B is low output is high and B is high output is low.

(5)

According to my proteus simulation the minimum value of input A and B are 1.3 V. In this situation the output is = 0.138 which is low.

If I switch the input to 1.2 V, output becomes 3.842 V. So, the minimum input is = 1.3 V.

