
Lecture 3 part 2.png

Lecture 3 part 3.png

Lecture 3 part 4.png

Lecture 3 part 5.png





14 13 12 11 10 9 8 Vcc 1 2 3 4 5 6 7 1 2 3 4 5 6 7 7400 Quad 2 input 7402 Quad 2 input NAND Gates **NOR Gates** 14 13 12 11 10 9 8 14 13 12 11 10 9 8 Vcc Vcc 1 2 3 4 5 6 7 1 2 3 4 5 6 7 747266 Quad 2 input 7486 Quad 2 input **XNOR Gates XOR Gates** 14 13 12 11 10 9 8 Vcc 1 2 3 4 5 6 7 8 74133 Single 13 input 7404 Hex NOT Gates

(Inverters)

NAND Gate

Figure: 74XX series ICs





Lecture 3 Part 5 RTL (Resistor - Transistor Logic) Family 1. High logic voltage level for circuit - 1 to 3.6 volt. 2. low logic voltage level for circuit - 0.2 volt. 3. power dissipation of the RTL gate = 12 mW 4. Propagation delay averages 25 ns 3 input RTL NOR gate: Calculate the output voltage level for different possible input levels Truth table. ac off 3.6V off Low 0.24 High off oft 00 1 UW 140 Lun off High 0, 2~ 0 n Low High 170 0 m 202 0,2 V 6w On 0-2V Hgh Low U. 2 V Highon 0.20 High 179h Un 0.2 V Un 2nd Case. Saturation Brin Calculation OF = 0.8V BUT SIME VE = 0 3.6-0.8 2150 ohm = 6.22 mA 3-6-0-2 = 5-3125 mA B POTICISE [LLO on B 5.3125 Bmjn = 0.8 53/ - 0.853 5th case. A input A is low ard input Band Cane high COA-PCUArff QB-, Saturation VCF - same for call of 1640 = 3.6 - 0.2 1640 = 5.3125 mA 10640 = 10