CSE 350 LAB-3

Name: Kazi Md. At-Wati)

ID: 19301051

Section: 12 Champ: 2

Table:1

1 WIC. 2							NOTE OF STREET STREET,			
Input	Input			V ₀ (v)	V2(Y)	Ve(V)	V3 (v)	٧٩ (٧)	V₅ (v)	V6 (v)
o	0	0	0	4.601	0.717	0.0077	ネス以 ^{-®}	5	4.798	57
0	1	0	5	4.601	0.755	0-049	7.39xp-009	5	4.798	5
1.	0	5	O	4-601	0.755	0.049	7.38x16005	5	4.7%	5
1	1	5	5	0.0093	2.656	1.9460	1 - 04003	1-13256	0.572	4.997
		-			West or the second of the second seco	county represents regardenses and the second	and the first of the second	Miles of Miles and Section 1998 had been properly to the consequent		

Report:

1. Totempole cincuit vo one kind of modified TTL cincuit.

This cincuit has been designed specifically to decrease the when the output voltage vo in transition period.

Also, totempole TTL cincuit keeps the power dissipation in a moderate level.

In tom. totempole TTL the total quesistance of a extra nessistan, a transistan and a diade is

less than the negular nesiston Rc (which use is used in TTL). Totempole TTL com charge the capacitan hasten and switching time speed also incheaves due to active pull up network. @ The ficincuit given in bigwe-1 is working

as an NAND Gate. When the input is low on mixture of high and low it is giring high output voltage.

è

When the input voltages one high, the output voltage is giving low voltage.

A	0	A·B
0	0	/ /
, ,	0	$\int_{\Omega} \frac{\partial \mathbf{r}}{\partial \mathbf{r}} d\mathbf{r}$
,	1,	

a NAND gute.

This charachteristic of totempore TTL is considered

When any of the input is low then all the congrent goes through them and aillest some operation modes the cincuit gives high adopt voltage. When the inputs are high, no conhent passes through them and aillest some operation modes, output voltage will be logically low.

Thus the Diguese-I cincuit is acting line a NAND Gate.

(3) We will be considering 4 cases.

When

both the inputs one logical not then

T3 -> Saturation mode

When,

One suport is low, other is high and vice versa, then

T3 > cut of


When,

Both the inputs are logical low, then

T3> Cut off

4. Active position when both inputs are low:

T1, T2 > Satisfation mode T3, T4 > Cutobb T5 > Forward Active



(5) It the Dy drode is not used for the eignount then,

the To transiston will be twomed on whe both the imputs are output logical high.

As we know, when both the inputs are logical high then T, T2 >> Reverse Active


T3,T4 >> Saturation

Q3,D1 > Cotobl.

as, Do is in cutoff because there is not enough voltage available to the turn both transisten and diode on That's why they are in cutoff But when the diode will be not passe. present then the transiston will be turned on an it nequines only 0.5 Volt to turn on. I for this greaton the ord output voltage will be logical high low but the value will be increased by a lot.

50,918 we remove the DI diode, the outpute states will gremain same but the values will be different.

G. A TTL NOR gate with Toten pole output stage:



7. Mode of operation of the To thansiston: (when at least one input is low): Forward Active.

Hene, .

we know, a thansiston is in Borward active mode then,

VBEKO

Hone, VB = 5V, Vc = 5V So, VBC = VB-VC

Ve=5V, VE= 4.798

50, Ve-VE

= 5-4.798

20-202 > 0.2

So, To in forward Active.

