

(3) In table-2, as 'A' is fined (Ligh), so when vs is low, output is low. So, NOT gate and when vs is ligh, output is low. So, NOT gate Logical operation is used here.

As, DVA is high, so DA will be off. So, output will be output depends only vs. whom Output will be ligh, when input (only vs) is Low and vice versa.

(10) 03 cay

3) For two Inputs, if either to one will kigh or both light, we will get ligh output. But for both light input, we will get low output. In ordour late circuit, input input, we will get low output. In ordour late circuit, input A,B and diode A,B are connected with A,D gate and roight saile of circuit is connected with RTL inverter.

O 1 1 is connected with RTL inverter.

I O A D Performed in DTL NAND and invert Batt by RTL inverters.

	9 95 one gapet & is high another one is low.
2100	the Q, will be in cutoff mode.
	to stood or both of
	6) Either one of them to have to light or both of
20	there have to tero but note
	high, will keep output light songes toples
AND YOU	A B word of Has tugue mente wein
	5v / ov 5v 5v 5v 5v 5v
	0 1 5 7 5 7
1	or and ve
	3) From Proteus, we saw that for VA and VB,
No	of we putal-24 then output 3.87.
مالت	but A=1.30, B=1.30, then we willing output
100 B	but A=1.3%, B=1.3%, and the lieu, ou dois like
Hier 6	but A=1.3, B=1.300 mot top the su did the su deid the son deid top the son deid topic
Fan i	to ship toler has stop and twolve & A
	arei stra attion belesones el
2	outhornes avra man with all a
E &	anthorne arm properties of the arms of the
Sept.	outin ITA for their trovai
1	



