

EXAMPLE 17.2


Objective: Calculate current, resistor, and logic 0 values in the basic ECL logic gate. Consider the circuit in Figure 17.4. Determine R_{C1} and R_{C2} such that when Q_1 and Q_2 are conducting, the B-C voltages are zero.

$$V_{BC} = 0$$

$$V_x = V_y = V_{HIGH} = -0.7V$$

$$I_E = \frac{-1.4 - (-5.2)}{1.18 k\Omega} = 3.22 mA$$

$$I_{CX} = I_E = 3.22 mA$$



$$V_{BE} = 0.7V$$

$$V_E = (-0.7 - 0.7) = -1.4V$$

$$V_{O2} = 0 \text{ volt}$$

$$V_{O1} = -0.7V \text{ volt}$$

$$I_{CY} = \frac{0 - V_{O2}}{R_{C1}}$$

$$R_{C1} = 217 \Omega$$

$$I_4 = \frac{-1.4 - (-5.2)}{1.5 k\Omega} = 2.53 mA$$

$$I_3 = \frac{-0.7 - (-5.2)}{1.5 k\Omega} = 3 mA$$

(ii) When both inputs are at logic low:

$$V_x = V_y = -1.4V \rightarrow \text{logic low}$$

$$\text{High} \quad \text{---} \quad -0.7$$

$$\text{---} \quad -1.4$$

$$\text{Low} \quad \text{---} \quad -1.4V$$

$$V_R = \frac{-0.7 - 1.4}{2} = -1.05V$$

$$V_{BE} = -1.75V$$

$$I_E = \frac{-1.75 - (-5.2)}{1.18 k\Omega} = 2.92 mA$$


$$V_{O2} = -1.05V \text{ volt} \quad \times$$

$$V_{O2} = -0.7V \text{ volt} \quad \checkmark$$

$$V_{OR} = -1.4V$$

$$I_{C2} = I_E = \frac{0 - V_{O2}}{R_{C2}}$$

$$R_{C2} = 240 \Omega$$



Design the reference portion of the ECL circuit.

Consider the circuit in Figure 17.5. The reference voltage V_R is to be -1.05 V.

$$V_{B5} = -0.35 \text{ volt}$$

$$R_1 = 250 \Omega$$

$$I_1 = \frac{0 - (-0.35)}{250 \Omega} = 1.4 \text{ mA}$$

$$I_{B5} \approx 0$$

$$\text{So, } I_1 = I_2$$

$$V_Q = -0.35 - (2 \times 0.7) = -1.75 \text{ volt}$$

$$I_2 = \frac{V_Q - (-5.2)}{R_2}$$

$$\Rightarrow 1.4 \text{ mA} = \frac{-1.75 - (-5.2)}{R_2}$$

$$R_2 = 2.46 \text{ k}\Omega$$

$$I_{Q5} = I_1 = 1.4 \text{ mA}$$

$$I_5 = I_{Q5} = I_1 = 1.4 \text{ mA}$$

$$I_5 = \frac{-1.05 - (-5.2)}{R_5}$$

$$R_5 = 2.96 \text{ k}\Omega$$




Figure 17.5 Basic ECL logic gate with reference circuit





Figure 17.5 Basic ECL logic gate with reference circuit

EXAMPLE 17.4

Objective: Calculate the power dissipated in the ECL logic circuit.
Consider the circuit in Figure 17.5. Let $v_X = v_Y = -0.7 \text{ V} = \text{logic 1}$.

$$v_{OR} = -0.7 \text{ V}$$

$$v_{NOR} = -1.4 \text{ V}$$

$$i_4 = \frac{-1.4 - (-5.2)}{1.5 \text{ k}\Omega}$$

$$i_4 = 2.53 \text{ mA}$$

$$i_3 = \frac{-0.7 - (-5.2)}{1.5 \text{ k}\Omega} = 3 \text{ mA}$$





Figure 17.5 Basic ECL logic gate with reference circuit



$$P = 4 \text{ V} \times I$$

$$= [0 - (-5.2) \text{ V} \times 11.55 \text{ mA}] \text{ mW}$$

$$= 60.06 \text{ mW}$$

17.5

Calculate the maximum fanout of an ECL logic gate, based on dc loading effects.

Consider the circuit in Figure 17.6. Assume the current gain of the transistors is $\beta = 50$, which represents a worst-case scenario. Assume that the logic 1 level at the

- OR output is allowed to decrease by 50 mV at most from a value of -0.70 V to -0.75 V.




Figure 17.6 Output stage of ECL logic gate driving N identical ECL input stages

$$v_{B1} = -0.75 \text{ V}$$

$$v_{E'} = (-0.75 - 0.7) \text{ V}$$

$$= -1.45 \text{ V}$$

$$i_{E'} = \frac{-1.45 - (-5.2)}{1.18 \text{ k}\Omega} = 3.118 \text{ mA}$$

Standard load current =

$$i_{B1'} = i_{L'} = \frac{i_{E'}}{(\beta + 1)}$$

$$\Rightarrow i_{L'} = 62.35 \mu\text{A}$$

$$v_{B3} = -0.05 \text{ V}$$

$$i_{B3} = \frac{0 - (-0.05)}{240 \Omega} = 0.2083 \text{ mA}$$

$$i_{E3} = (\beta + 1) i_{B3} = \{51 \times 0.2083\} \text{ mA}$$

$$= 10.625 \text{ mA}$$




Figure 17.6 Output stage of ECL logic gate driving N identical ECL input stages

$$i_{E3} = i_{B3} + N \times i_{L'} = \frac{-0.75 - (-5.2)}{1.5 \text{ k}\Omega} + N \times 62.35 \mu\text{A}$$

$$10.625 \text{ mA} = 2.967 \text{ mA} + N \times 62.35 \mu\text{A}$$

$$N = 122.82$$

$$[N] = 122$$