

## **EXAMPLE 17.2**

Objective: Calculate current, resistor, and logic 0 values in the basic ECL logic gate. Consider the circuit in Figure 17.4. Determine  $R_{C1}$  and  $R_{C2}$  such that when  $Q_1$  and  $Q_2$  are conducting, the B–C voltages are zero.






$$14 = \frac{-1.4 - (-5.2)}{1.51}$$

$$i_3 = \frac{-0.7 - (-5.2)}{1.5 \text{ Kn}} = 3 \text{ mA}$$

## (ii) When hoth imposs a ment Lugic low:

Low



$$\frac{-1.75 - (-5.2)}{110 \text{ kg}} = 2.92 \text{ mA}$$

Design the reference portion of the ECL circuit.

Consider the circuit in Figure 17.5. The reference voltage VR is to be -1.05 V.

$$\sqrt{q} = -0.35 - (2x r. 7)$$
 $= -1.75 \text{ VOI+}$ 

$$i_{CXY} \downarrow \bigotimes_{217 \Omega}^{R_{C1}} = \bigotimes_{240 \Omega}^{R_{C2}} = \underbrace{\begin{vmatrix} i_1 \\ i_2 \end{vmatrix}}_{i_1} \bigotimes_{R_1}^{R_1}$$

$$v_Y \circ Q_2 \quad v_X \quad Q_1 \quad Q_R \quad v_R \quad Q_S \quad v_{D_2}$$

$$i_{E} \downarrow \bigotimes_{R_E}^{R_E} = \underbrace{\begin{vmatrix} i_5 \\ i_5 \end{vmatrix}}_{1.18 \text{ k}\Omega} \bigotimes_{i_2}^{R_S} \bigotimes_{R_2}^{I_3} = \underbrace{\begin{vmatrix} i_4 \\ i_5 \end{vmatrix}}_{1.5 \text{ k}\Omega} \bigotimes_{R_3}^{R_4} = \underbrace{\begin{vmatrix} k_4 \\ 1.5 \text{ k}\Omega \end{vmatrix}}_{1.5 \text{ k}\Omega}$$

$$V^- = -5.2 \text{ V}$$
Reference voltage circuit

Figure 17.5 Basic ECL logic gate with reference circuit

$$12 = \frac{1.75 \text{ Nolt}}{\text{R2}} = \frac{-1.75 - (-5.1)}{\text{R2}}$$

$$\frac{1}{\text{R2}} = \frac{2.46 \text{ Kn}}{\text{R2}}$$

185 = 11 = 1-41 mA 15 = 105 = 11 = 14 mA




Figure 17.5 Basic ECL logic gate with reference circuit

## **EXAMPLE 17.4**

Objective: Calculate the power dissipated in the ECL logic circuit. Consider the circuit in Figure 17.5. Let  $v_X = v_Y = -0.7 \text{ V} = \text{logic 1}$ .

$$\frac{1}{4} = \frac{-1.4 - 0.5}{1.5 \times 2}$$




Figure 17.5 Basic ECL logic gate with reference circuit

$$\frac{1}{3} = \frac{-0.7 - (-5.2)}{1.5 \times n} = 3 m \Delta$$

$$P = \Delta V \times J$$


$$= \sqrt{60.06 \text{ mW}}$$

Calculate the maximum fanout of an ECL logic gate, based on dc loading effects.

Consider the circuit in Figure 17.6. Assume the current gain of the transistors is  $\beta$  = 50, which represents a worst-case scenario. Assume that the logic 1 level at the

 OR output is allowed to decrease by 50 mV at most from a value of −0.70 V to -0.75 V.

$$901 = -0.75 \vee$$
 $VE' = (-0.75 - 0.7) \vee$ 
 $= -1.45 - (-5.2)$ 
 $= -1.45 - (-5.2) = 3.118 \text{ m } F$ 



$$\frac{1603}{1600} = \frac{0 - (-0.05)}{2400} = 0.2083 \text{ mA}$$

$$\frac{153}{1600} = \frac{(3+1)^{1}}{1600} = 0.2083 \text{ mA}$$

$$\frac{153}{1600} = \frac{(3+1)^{1}}{1600} = 0.2083 \text{ mA}$$




Figure 17.6 Output stage of ECL logic gate driving N identical ECL input stages

$$\frac{1}{1}$$
 =  $\frac{13 + NX \hat{L}}{-0.75 - (-5.2)} + NX (2.35 MA)$ 

10.625MA = 2-9 (7 mA+ NX 62.35 MA

$$N = 122.82.$$