

# Emitter Coupled Logic (ECL)

## / Current Mode Logic (CML)

- Unsaturated logic family (Transistors used in ECL circuit operate only in Forward Active and cut off)
- Fastest Logic family
- Low propagation delay




Fig. Basic Differential amplifier circuit.

### Assumption

High  $\beta$  transistor  $\Rightarrow \beta = \frac{i_C}{i_B} \downarrow$

$$\therefore i_B \approx 0$$

KCL

$$i_E = i_{C1} + i_{C2}$$

$$\begin{aligned} V_d &= V_{BE1} - V_{BE2} \\ &= (V_{B1} - V_{E1}) - (V_{B2} - V_{E2}) \\ &= (V_1 - V_{E1}) - (V_2 - V_{E2}) \end{aligned}$$

$$V_d = V_1 - V_2$$

$$\text{Case} \rightarrow V_{BE1} \gg V_{BE2}$$

$Q_1 \rightarrow$  Forward Active

$Q_2 \rightarrow$  cut off

$$\text{Case} \rightarrow V_{BE2} \gg V_{BE1}$$

$Q_1 \rightarrow$  cut off

$Q_2 \rightarrow$  Forward Active


### Diode current eqn

$$i_E = i_s e^{V_{BE}/V_T}$$

$i_s \rightarrow$  reverse saturation current

$V_T \rightarrow$  Thermal voltage = 25.9 mV

## Basic ECL NOR Gate



reference voltage

$V_{IL} \rightarrow$  Input Low voltage  
 $V_{IH} \rightarrow$  Input high voltage  
 $V_{OL} \rightarrow$  output Low voltage

Truth Table

$V_X$	$V_Y$	$V_{O1}$	$V_{O2}$
$V_{IL}$	$V_{IL}$	$V^+$	$V_{OL2}$
$V_{IH}$	$V_{IL}$	$V_{OL1}$	$V^+$
$V_{IL}$	$V_{IH}$	$V_{OL1}$	$V^+$
$V_{IH}$	$V_{IH}$	$V_{OL1}$	$V^+$

$V_{O1} \rightarrow$  NOR output

$V_{O2} \rightarrow$  OR output

### # Advantage

Two different output Logic can be obtained (OR, NOR) from the same ECL gate


Logic "LOW"

$V_{IL} < V_R$

Logic "HIGH"

$V_{IH} > V_R$

## ECL NOT Gate



$V_R \rightarrow$  reference voltage  
 $V_{in} \rightarrow$  input

Base voltage  $\leq$  collector voltage  
 $\downarrow$   
 Forward Active Mode

### Truth Table


$V_{in}$	$V_R$	$Q_1$	$Q_2$	$V_{01}$	$V_{02}$
HIGH	—	Active	cut off	$-0.7V$	LOW
LOW	—	cut off	Active	LOW	HIGH

$$V_R = \frac{\text{Logic HIGH} + \text{Logic LOW}}{2}$$

Logic LOW  $\rightarrow -1.7V$   
 Logic HIGH  $\rightarrow -0.7V$



## ECL NOR Gate with Reference circuit



Logic LOW  $\rightarrow -1.4V$

Logic HIGH  $\rightarrow -0.7V$

$V_R \rightarrow$  reference voltage

$$V_R = \frac{\text{Logic LOW} + \text{Logic HIGH}}{2}$$

$$= \frac{-1.4 - 0.7}{2} = -1.05V$$

$$\boxed{V_R = -1.05V}$$

$Q_5 \rightarrow$  Forward Active

$V_{OR} \rightarrow$  OR output

$V_{NOR} \rightarrow$  NOR output


Diodes  $D_1, D_2$  are used to reduce temperature variation in ECL circuit

## # Power Dissipation (max) in ECL NOR gate with reference current

$$V_x = V_y = \text{HIGH} \rightarrow -0.7V$$

$$\therefore V_{OR} \rightarrow -0.7V$$

$$\therefore V_{NOR} \rightarrow -1.4V$$




$$I' = i_E + i_5 + i_2 + i_3 + i_4$$

consider all the currents flowing from ground to  $V^-$  terminal.

Power dissipation,  $P = \Delta V \cdot I'$

$$P = 1.4V \times I'$$

## Max. Fanout of ECL Logic Gate



**Loading effect** → The change in output voltage due to adding Load circuit

$$V_{OR} \rightarrow \text{Logic HIGH} = -0.75V$$

$Q_1 \rightarrow$  Forward Active

$Q_R \rightarrow$  Cut off

Driver circuit

$$i_{B3} = \frac{0 - V_{B3}}{R_{C2}}$$

$$i_{E3} = (1 + \beta) i_{B3}$$

$$V_{E'} = -0.7 - 0.75 = -1.45V$$

$$i_{E'} = \frac{-1.45 + 5.2}{1.18} = 3.48 \text{ mA}$$

standard Load current

$$i_L = i_B = \frac{i_{E'}}{(1 + \beta)}$$

KEL

$$i_{E3} = i_3 + N i_L'$$

Fanout eqn