

**CSE350**

**LAB- 1**

**Name:** Kazi Md. Al-Wakil

**ID:** 19301051

**Section:** 12

# Lab: 1 (Report)

## OR Gate:

$V_A (V)$	$V_B (V)$	$V_{R1} (mV)$	$V_{R2} (mV)$	$I_{R1} (A)$	$I_{R2} (A)$	$Y = V_R (V)$
0	0	0	0	$1.19 \times 10^{-20}$	$1.19 \times 10^{-20}$	$1.39 \times 10^{-15}$
0	5	0	2.26	$4.43 \times 10^{-12}$	$4.43 \times 10^{-5}$	4.42326
5	0	2.26	0	$4.43 \times 10^{-5}$	$4.43 \times 10^{-12}$	4.42326
5	5	1.13	1.13	$2.22 \times 10^{-5}$	$2.22 \times 10^{-5}$	4.4421

## AND Gate:

$V_A (V)$	$V_B (V)$	$V_{R1} (mV)$	$V_{R2} (mV)$	$I_{R1} (A)$	$I_{R2} (A)$	$V_R = Y (V)$
0	0	1.13	1.13	$2.22 \times 10^{-5}$	$2.22 \times 10^{-5}$	0.558
0	5	2.26	0	$4.43 \times 10^{-5}$	$-1.44 \times 10^{-11}$	0.577
5	0	0	2.26	$-1.44 \times 10^{-11}$	$4.43 \times 10^{-5}$	0.577
5	5	0	0	$-1.0007 \times 10^{-11}$	$-1.00067 \times 10^{-11}$	4.99501

## Inverter:

$V_i$	$V_{R1} (V)$	$V_{R2} (V)$	$V_{RC} (V)$	$I_1 (mA)$	$I_2 (mA)$	$I_D (mA)$	$I_C (mA)$	$Y$
0	0.65	4.35	0	0.0435	0.044	$-3.49 \times 10^{-9}$	$1.73 \times 10^{-8}$	5
5	4.30	5.70	4.89	0.2	$5.7 \times 10^{-2}$	0.2	2.2	0.108

## Report:

### ① The diode logic OR gate's truth table

input logic low = 0 V

" logic high = 5 V

A	B	Output Voltage
0	0	0
0	5	Output logic high (4.42326)
5	0	Output logic high (4.42326)
5	5	Output logic high (4.4421)

From Proteus

The diode logic OR gate will only be <sup>output</sup> logical high if input is logical low. Both the inputs have to be in logical low voltage.

### ② DL AND Gate:

By changing the input voltages,

$$V_A = 6V, V_B = 6V.$$

Keeping ~~staying~~  $V_R = 5V$  we get

logical high output.

From proteus:


$$V_o = 4.99, \text{ Output logical high.}$$

So, we can say that, ~~th~~ despite the changes the circuit will work as AND gate.

③ For inverter circuit

Case ①: Transistor is in cut off mode

$$V_i = 0V$$



Here,


$$I_1 + I_2 = 0$$

$$I_1 = I_2$$

$$I_B = 0$$

$$V_B \left( \frac{1}{15} + \frac{1}{100} \right) - \frac{-5}{100} = 0$$

$$\Rightarrow V_B = -\frac{15}{23} = -0.6522V$$



Verification:

$V_{BE} < 0.7$  must satisfy the condition

$$\Rightarrow V_B - V_E = -0.6522 - 0$$

$$= -0.6522 \text{ which is less than } 0.7$$


Assumption is correct.

Here, From Potew's:  $I_2 = 0.044 \text{ mA}$

$$\text{Now, } I_2 = \frac{V_B + 5}{100} = \frac{-0.6522 + 5}{100} = 0.043 \text{ mA. [verified]}$$

So, the transistor will operate in cutoff mode.

Case: (2) Transistor is in saturation mode.



We know,

$$V_{BE} = 0.8; V_B = 0.8, V_{CE} = 0.2; V_C = 0.2V$$

$$i_1 = \frac{5 - 0.8}{15} = 0.28 \text{ mA}$$

$$i_2 = \frac{0.8 + 5}{100} = 0.058 \text{ mA}$$

From photeus,

we got,

$$i_1 = 0.2 \text{ mA}$$

$$i_2 = 0.057 \text{ mA}$$

So, it matched with the calculated result.

Now,

$$i_B = i_1 - i_2 = 0.28 - 0.058 = 0.222 \text{ mA}$$

$$i_C = \frac{5 - 0.2}{2.2} = 2.18 \text{ mA}$$

$$\beta = 30$$

$$\Rightarrow \frac{I_C}{I_B} = \frac{2.18}{0.222} = 9.82 \text{ which is less than } \beta = 30$$


So, the transistor will operate in saturation mode.

④ The inverter circuit function can not operate without  $R_2 = 100k$  resistor.

The  $100k$  resistor is a pull down resistor, which is connected to the base of the transistor. The resistor improves the noise margin.

To turn the BJT on we must apply  $V_{BE} = 0.7$ . This is the minimum voltage.

Let's remove the  $100k\Omega$  resistor



if  $V_I = 0$ , then, to turn the BJT on we would need

$$V_{BE} = 0.7$$

$$V_B = 0.7$$

$$\left| \begin{array}{l} V_I \leq 0.7 \rightarrow \text{logical 0} \\ V_I \gg 3V \rightarrow \text{1} \end{array} \right. \rightarrow \text{Assuming}$$

$$V_{IL} = 0.7V$$

$$V_{IH} = V_{th} = 3V$$


$$NM_L = 0.7 - 0 = 0.7V$$

| Assuming,  $V_{CE} = 0V$ .


The noise is too high to work and the circuit will go in forbidden zone easily.

To conclude the inverter circuit can not operate without  $R_2 = 100k$  resistor.

⑤ AND Gate:











Schematic Capture X

