

CSE 350

LAB-3

Name: Kazi Md. Atwaj

ID: 19301051

Section: 12

Group: 2

Table:1

Input A	Input B	Input (VA)	Input (VB)	$V_0(V)$	$V_1(V)$	$V_2(V)$	$V_3(V)$	$V_4(V)$	$V_5(V)$	$V_6(V)$
0	0	0	0	4.601	0.717	0.0077	7.24×10^{-09}	5	4.798	5
0	1	0	5	4.601	0.755	0.049	7.32×10^{-09}	5	4.798	5
1	0	5	0	4.601	0.755	0.049	7.32×10^{-09}	5	4.798	5
1	1	5	5	0.0093	2.656	1.9469	1.04003	1.13256 1.13256	0.572	4.997

Report:

1. Totempole circuit is one kind of modified TTL circuit.

This circuit has been designed specifically to decrease time when the output voltage is in transition period.

Also, totempole TTL circuit keeps the power dissipation in a moderate level.

In ~~totem~~ totempole TTL the total resistance of a extra resistor, a transistor and a diode is

less than the regular resistor R_c (which ~~use~~ is used in TTL). Totem-pole TTL can charge the capacitor faster and switching time speed also increases due to active pull up network.

② The ϕ i circuit given in Figure-1 is working as an NAND Gate. When the input is low or mixture of high and low it is giving high output voltage. When the input voltages are high, the output voltage is giving low voltage.

A	B	$\overline{A \cdot B}$
0	0	1
0	1	1
1	0	1
1	1	0

This characteristic of Totem-pole TTL is considered as a NAND gate.

When any of the input is low then all the current goes through them and after some operation modes the circuit gives high output voltage. When the inputs are high, no current passes through them and after some operation modes, output voltage will be logically low.

Thus the figure-1 circuit is acting like a NAND Gate.

③ We will be considering 4 cases.

When

both the inputs are logical ^{high} ~~low~~, then

$T_3 \rightarrow$ Saturation mode

When,

One input is low, other is high and vice versa, then

$T_3 \rightarrow$ Cut off

When,

Both the inputs are logical low, then


$T_3 \rightarrow$ Cut off

4. Active position when both inputs are low:

$T_1, T_2 \rightarrow$ Saturation mode

$$T_3, T_4 \rightarrow \text{cutoff}$$

T5 \rightarrow Forward Active



⑤ If the D_1 diode is not used in the circuit then,


The T_5 transistor will be turned on when both the inputs are ~~output~~ logical high.

As we know, when both the inputs are logical high then $T_1, T_2 \rightarrow$ Reverse Active
 $T_3, T_4 \rightarrow$ Saturation
 $Q_3, D_1 \rightarrow$ cutoff.

Q_3, D_1 is in cutoff because there is not enough voltage available to turn both transistor and diode on. That's why they are in cutoff. But when the diode will be not ~~present~~ present then the transistor will be turned on as it requires only 0.5 volt to turn on. For this reason the output voltage will be logical ~~high~~ low but the value will be increased by a lot.

So, if we remove the D_1 diode, the output states will remain same but the values will be different.

G. A TTL NOR gate with Totem pole output stage:



7. Mode of operation of the T5 transistor: (when at least one input is low): Forward Active.

Here,

we know, a transistor is in forward active mode
then,

$$v_{Be} \leq 0$$

Hence, $V_B = 5V$, $V_C = 5V$

$$\begin{aligned} \text{So, } V_{BC} &= V_B - V_C \\ &= 5 - 5 \\ &= 0 \end{aligned}$$

Also,


$$V_C = 5V, V_E = 4.798$$

$$\begin{aligned} S_0, V_E - V_E \\ = 5 - 4.798 \\ = 0.202 \geq 0.2 \end{aligned}$$

S_0, T_5 is in forward Active.



Schematic Capture



P L DEVICES

2N2369
DIODE
RES
SW-SPDT
VSOURCE