BRAC UNIVERSITY Department of Computer Science and Engineering

Examination: Quiz Duration: 35 minutes Semester: Summer 2022

Full Marks: 15

CSE 360: Computer Interfacing

Name: Kazi Md. Al-Wakil

ID: 19301051

Section: 🐉 🏖

 (CO3) Suppose, the interfacing IC is configured with the control bits "1011X01X". If the device connected to Port A is having data communication with Microprocessor, explain the step by PA7-PA0> Data is coming step process using the timing diagram. [5 Marks] 07-00 TIME ST TOF.

Pond A: mode 1, input device

Port B: modeo, Suput sevice

Data communication with posts A will be supplied communication -

Enput will come to part & show port A to CPU.

ygon Enput ilmnough this IBF = Input bullen bull STB = Strobing signal,

INTR = Intenhupt neguest

being head

1. Device will give input to 82055: STB=0, meaning data is being sent through PAZ-PAO.

2 Man input bullen Gull, IBF=1 to the device meaning that input bubblen is while twen, 5TB = 1, disableing it; halting data communication.


3. 82055, Stangupt CPU through INTRA, letting it know that input bubben is bull, can it be nedd? INTR=1.

4 cou's free tire, Ao=0, A1=0, activating point A

the RD=0, WR=1, Read the data storad.

5. Ablen heading the data, INTRA = 0, IBF=0, And If thene is new data then the whole ronuces grepent, 5TBA = 0 John is

being sent.



2. (CO3) For which mode the outputs are latched and inputs are buffered of the I/O devices? Explain the reason briefly. [3 Marks]

When the device is in mode (Lowe level device) is connected to the 82055) then the outputs are latched and inputs are builberred.

When a low level I/o device, suppose led, buzzen, switch is connected to 82C55, then it is model. In this mode outputs are latered, it means that when con gives & output on try to write on the device connected to posit, then outputs are being latched to maintain the output as it is. Lotch is a signific Te whice holds data put into it. 110's memain 110's

Until cleaned. Thus, when a output of opn whives at the device, that to being stoned at the latch. Thus, come latch negulates the output. CPU can clear the data through elear wine on our give opposite input. This is how, a output is being stoned and showed to us.

Inputs are bulberred, because, when input armives it stays in the bulber of 82 C55. CPU is not always free So, in the meantine the data needs to be shorted. When low level device give analog input, butless makes that input noise less one carcels some noise, also modify the input is the cou wants. This way Paput and opples data communication is being synchronized.

So, we can say that, inputs are buffered to maintain synchronization of The data communication and outputs are latched so that it can show output continuosly (whil cleared) in low level device (mode 0).

3. (CO3) Suppose, the interfacing IC is configured with the control bits "0xxx1011". Explain the ports mode and type of device connected to the IC. [3 Marks]

Dq = 0, so the ic is in bit set/heset mode.

D6 = x & Port A has no device connected to it

Dy=x & Port A 11 11

Hence, post A's device has no input/output type

D2 = 0 PA 10W level device is connected to Port-c's 5 No. Pin D1=1J

Do=1, Set mode

(A~)

4. Suppose, the Port A of 82C55 is connected with a hard drive. Now, which of the following statement is true?

Port B can be configured for Mode 1 or Mode 0

- b) Port C pins 6 and 7 can work as I/O
- c) Port B can only be configured for Mode 1
- d) Port C pins 4 and 5 can work as I/0

5. Suppose you have connected an Ipad to port-A and a printer to port-B. How many pins from port-C can you use for I/O?

a) 2

D/0

d) 5 c) 3

№6. Suppose, a printer is connected to Port A and a scanner is connected to Port B of 82c55. What is the control bit that has configured the 82C55?

1010X11X

b) 0011010X ·

c) 100110101 ×

d) 1101X10X ×

Which pins are used to transfer data from the Data Bus Buffer to the Microprocessor?

a) PAO - PA7

b) WRO - WR7

e DO - D7

d) PCO - PC7