


# (MN) MICROPROCESSORS & MICROCONTROLLERS

## MODULE - 1

### \* Basic Organisation of a Microprocessor :

A microprocessor consists of ALU (to manipulate data & instructions), Registers (to store temporary data) & Timing and Control unit.



The ALU is provided with data & instr to manipulate on.

This data & instr is stored inside the memory called RAM.

→ In RAM, each location can store 8 bits, and the address of each location is of 16 (8085) / 20 (8086) bits.

→ The address is expressed in hexadecimal and data in binary.


→ The address bus transfers address (usually A<sub>16</sub> (8085) / A<sub>20</sub> (8086)), and the data bus is usually D<sub>8</sub> (8085) / D<sub>16</sub> (8086).

∴ In 8086, the data is manipulated as 16 bits ( $D_{16}$ ) and address as 20 bits ( $A_{20}$ ).


## Decimal to Hexadecim

Dee	Binary (4 bit)	Hexadecimal (16 bit)
0	0000	0000 0000 0000
1	0001	0000 0000 0000 0001
2	0010	0000 0000 0000 0010
3	0011	0000 0000 0000 0011
4	0100	0000 0000 0000 0100
5	0101	0000 0000 0000 0101
6	0110	0000 0000 0000 0110
7	0111	0000 0000 0000 0111
8	1000	0000 0000 0000 1000
9	1001	0000 0000 0000 1001
10 (A)	1010	0000 0000 0000 1010

∴ Hera decimal in 20 bit.



→ The address can vary from 00000H to FFFFF<sup>H</sup>.



Architecture of 8086 can be divided into 2 parts:

- (a) Bus Interface Unit (BIU).
- (b) Execution Unit (EU).

### (a) Bus Interface Unit (BIU)

- \* It provides the interface of 8086 to other devices.
- \* It performs various machine cycles such as Mem Read, I/O write etc to transfer data with memory and I/O devices.
- \* It performs the following functions:
  - (a) It generates 20 bit physical address for memory access.
  - (b) Fetch instruction from memory.
  - (c) Transfer data to and from the memory.
  - (d) Supports pipelining using the 6 byte instruction queue.

Note:

2086 is a 16 bit microprocessor, i.e., it processes the data in 16 bits. But the address bus is 20 bits. Thus, when sending data as 16 bits (4 bits is wanted


thus, the data is stored & manipulated as 2 segments of 16 bits each. The two segments are

① base add (16 bit)

② Offset add (16 bit)

These two 16 bit addresses are added

to form a 20 bit (by the Address Generation Mechanism add) and then send for fetching



Initially, data is stored temporarily in AX, BX, CX, DX

AX  $\rightarrow$  AH, AL  
higher 8 & lower 8 bit  
BX  $\rightarrow$  BH, BL  
CX  $\rightarrow$  CH, CL

DX  $\rightarrow$  DH, DL

The addresses added ( $16+16=32$ ) is sent to the memory to fetch the data/instruction. The instruction fetched is sent to the Instruction Byte Queue to form a queue and is then decoded.

Main Components of the BIU are as follows:

### (i) Segment Registers:

(1) CS Registers: It holds the base (segment) address for the Code segment.

(2) DS Registers: DS holds the base (segment) address for the Data segment.

(3) SS Registers: It holds the base (segment) address for the Stack segment.

(4) ES Registers: It holds the base (segment) address for the Extra segment.

(ii) Instruction Pointer (IP Registers): It is a 16 bit register. It holds the offset of the next instruction in the Code segment.

(iii) Address Generation Unit: The BIU has a physical address generation unit. It generates the 20 bit physical address using segment and offset address using the formula.

$$\text{Physical address} = \text{Segment address} \times 10H + \text{Offset address}$$

The segment address is left shifted by 4 positions then multiplied this number by 16 (i.e.,  $10H \rightarrow 0001\ 0000\ H$ ) and then the offset address is

added. as  $0001 \xrightarrow{\text{shift 1 bit}} 0010 \Rightarrow 1 \rightarrow 2 \Rightarrow \times 2$   $\xrightarrow{X10+1} \text{multiplying } 16 \Rightarrow \text{shifting } 4 \text{ bits}$

added.  
 eg:- Segment addrs as  $0001 \xrightarrow{\text{shift 1 bit}} 0010 \Rightarrow 1 \rightarrow 2 \Rightarrow \times 2$   
 multiplying 16  $\Rightarrow$  shifting 4 bits  
 offset addrs :  $1234H = (0001 \ 0010 \ 0011 \ 0100)_b$   
 left shifting segment addrs :  $0005H = (0000 \ 0000 \ 0000 \ 0101)_b$   
 $\rightarrow 0001 \xrightarrow{\text{shift 2 bit}} 0100 \Rightarrow 1 \rightarrow 4 \Rightarrow \times 4$   
 $0001 \xrightarrow{\text{shift 3 bit}} 1000 \Rightarrow 1 \rightarrow 8 \Rightarrow \times 8$   
 $0001 \xrightarrow{\text{shift 4 bit}} 0001 \ 0000 \Rightarrow 1 \rightarrow 16 \Rightarrow \underline{\times 16}$   
 $0001 \quad 0010 \quad 0011 \quad 0100 \quad 0000$

$$\begin{array}{r}
 \text{Adding offset add:} \\
 \begin{array}{ccccccccc}
 & & & 0000 & 0000 & 0000 & 0101 \\
 & 00 & 00 & 0000 & 0000 & 0000 & 0101 \\
 \hline
 & 0001 & 0010 & 0011 & 0100 & 0100 & 0100
 \end{array}
 \end{array}$$

of the (factors) and with each other  $\Rightarrow$  [12345+1]

6 - Byte pre - fetch Queue :  
It is a 6 byte - FIFO RAM used to implement pipelining. Fetching the new instructions while executing the current instruction is called pipelining.

B10 fetches the next "six-instruction bytes" from the code segment and stores it into the queue.

Execution unit (EU) removes instructions from the queue and executes them.



The queue is refilled when at least two bytes are empty as 808 has a 16 bit data bus.

## (b) Execution Unit

The main components of EU are as follows:

### (i) General purpose Registers:

8086 has 4 16 bit general purpose registers AX, BX, CX and DX. These are available to the programmes, for storing values during programming.



Each of these are divided into 8 bit registers such as AH, AL; BH, BL; CH, CL; DH, DL.

Each register apart from acting as GPR, has some specific functions as follows:

(i) AX Registers (16 bits): It holds operands and results during multiplication & division operations. All I/O data transfers using IN and OUT instructions use AX register. It functions as accumulator during shifting operations.

(ii) BX Registers (16 bits): Holds the memory address in indirect addressing modes.

(iii) CX Registers (16 bits): Holds the count for loops like: LOOP, Roll, shift and string operations.

(iv) DX Registers (16 bits) : It is used with AX to hold 32 bit values during multiplication and division.

It is used to hold the address of the I/O port in indirect I/O addressing mode.

## (ii) Special purpose registers :

(i) Stack pointer (SP - 16 bits) : It holds the offset address of the top of the stack. Stack is a set of memory locations operating in LIFO manner. Stack is present in memory in stack segment.

SP is used with the SS register to calculate the physical address for the stack segment.

It is used during instructions like PUSH, POP, CALL, RET etc.

During PUSH instr : SP is decremented by 2.

During POP instr : SP is incremented by 2.

(ii) Base Pointer (BP - 16 bits) : BP can hold offset address of any location in the stack segment. It is used to access random locations of the stack.

(iii) Source Index (SI - 16 bits) : It is normally used to hold the offset address for data segment but can also be used for other segments. It holds

offset address of source data is Data segment during storage operations.

(ii) Destination Index (DI - 16 bits) : It is normally used to hold the offset address for Data segment, but can also be used for other segments. It holds the offset add. of destination in Data segment, during storing operations.

(iii) ALU (16-bit) : It performs 8 and 16 bit arithmetic and logical operations.

(iv) Instruction Decoder : The EU fetches an opcode from the queue into the instruction registers. The instruction decoder decodes it and sends the information to the control circuit for execution.

(v) Flag registers (16 bits) : It has 9 flags (though it has 16 bits). These flags are of two types : 6 status (condition) flags and 3 control flags.

Status flags are affected by every arithmetic and logical operations. Control flags are used to control certain operations and are changed by the programmer.

x	x	x	x	OP	DF	CF	TF	SF	ZF	x	AF	x	PF	x	CF
---	---	---	---	----	----	----	----	----	----	---	----	---	----	---	----

## States flags:

(i) Carry flag (CF or CF) : It is set if there is a carry (or borrow) out of the MSB of a result.

i.e., DF bit for a 8 bit operation,  
D15 bit for a 16 bit operation

eg:-

$$\begin{array}{r}
 1111 1111 1111 1010 \\
 1000 0011 1111 1111 \\
 \hline
 1000 0011 1111 1001
 \end{array}$$

1 is stored in CF

(ii) Parity flag (PF) : It is set '1' if the result has even parity, and '0' for odd parity.

Even parity : The result has even no. of 1's  
Odd parity : The result has odd no. of 1's

(iii) Auxiliary Carry Flag (AC) : It is set if a carry is generated out of the lower nibble.

If it is used in 8-bit operations like ADD and DAS.

eg:-

$$\begin{array}{r}
 1111 1010 \\
 1111 1111 \\
 \hline
 1001
 \end{array}$$

1 is stored in AC

(iv) Zero flag (ZF) : ZF = 0, if the result is non-zero

ZF = 1, if the result is zero

(v) Sign Flag (SF) : It is set '1', if when the MSB of the result is 1, i.e., if the result is -ve.

$\therefore SF = 1$ , if result is -ve.

$SF = 0$ , if result is +ve.

(vi) Overflow Flag (OF) : It will be set '1' if the result of a signed operation is too large to fit in the number of bits available to represent it.

### Control Flags:

(i) Trap Flag (TF) : It is used to set the trace mode, i.e., start single stepping mode. Here, ~~program~~ is interrupted after every instr., so that the program can be debugged. i.e., after every instruction is executed, its result is displayed.

It is set by the programmer, if he wants the result of every instruction and not after the execution of the entire set of instrs.

(ii) Interrupt Enable Flag (IF) : It is used to mask (disable) or unmask (enable) the INTR interrupt. The programmer sets the IF if wants the CPU to be interrupted during its execution and execute another set of instrs.


(iii) Direction Flag (DF) : If this flag is set SI and DI are in auto-decrementing mode in string operations.

i.e., this flag sets the direction of flow of execution.

of the instructions.

when  $DF = 0$ , it is in incrementing mode, i.e.,  
insts are executed from top to bottom  
incrementing the add.

when  $DF = 1$ , it is in decreasing mode, i.e.,  
insts are executed from bottom to top  
decrementing the add.



## \* Physical Memory Organization

### Memory Banking:

The physical memory of 8086 is divided into two banks: even lower bank; odd / upper bank.

→ As 8086 has a 16 bit data bus, it should be able to access 16-bit data in one cycle.

→ To do so, it needs to read from 2 memory locations, as one memory location carries only one byte, 16 bit data is stored in two consecutive locations.

→ However, if both of the memory locations are in same chip they cannot be accessed at the same time.


→ Hence, the memory of 8086 is divided into two banks, each provides 8 bits.

→ One bank contains all even address called the "Even Bank", while the other is called "Odd Bank" containing all odd address.

→ Generally for any 16-bit operation, the even bank provides the lower byte and the odd bank provides the higher byte. Hence the

Even bank is also called the lower bank and the odd bank is also called the higher bank. This is divided into 2  $\rightarrow$  512 KB of each.

1 MB



$\rightarrow$  Odd Bank  
 $\rightarrow$  (Higher Bank)

$\rightarrow$  Address Range:

00001 H (8 bits)

00003 H

00005 H

: (D<sub>0</sub> - D<sub>15</sub>)

// The data bus = 16 bits, i.e., thus, odd & even banks are selected alternatively.

FFFFFH.

$\rightarrow$  Selected when

BHE = 0.

$\rightarrow$  Even bank  
 $\rightarrow$  (Lower Bank)

$\rightarrow$  Address Range:

00000 H (8 bits)


00002 H

00004 H

0000 E H

$\rightarrow$  Selected when

A<sub>0</sub> = 0.



Since the banks are aligned a single read signal can be used to fetch 16 bits of data (8 bit from even & 8 bit from odd bank at the same time). Thus, only 1 signal is required.

BHE

A<sub>0</sub>


- |   |   |                              |
|---|---|------------------------------|
| 0 | 0 | → R/W 16 bit from both banks |
| 0 | 1 | → R/W 8 bit from higher bank |
| 1 | 0 | → R/W 8 bit from lower bank  |
| 1 | 1 | → R/W No operation.          |

// In address bus, A<sub>0</sub> - A<sub>19</sub>, (A<sub>1</sub> - A<sub>19</sub>) is given to the memory & A<sub>0</sub> is used for chip selection (CS) and Bus High Enable (BHE) is generated by 8086.

\* Logical Memory Organization

### Memory Segmentation in 8086:

00000H



Addr = 20




$$2^{20} = 1 \text{ MB}$$

512 KB      512 KB

D<sub>15</sub> - D<sub>8</sub>    D<sub>7</sub> - D<sub>0</sub>

(A<sub>9</sub>  
A<sub>2</sub>A<sub>1</sub>)Ad

$$[64 \text{ KB} \times 16 = 1 \text{ WB}]$$



- Segmentation means dividing the memory into logically different parts called segments
- 8086 has a 20 bit address bus, hence it can access  $2^{20}$  bytes i.e., 1 MB memory.
- But this also means that physical address will now be 20 bit. This is not possible to work with a 20 bit address as it is not a byte compatible number.
- To avoid working with this incompatible number we will create a virtual model of the memory which is called memory segmentation.
- Here, the memory is divided into 4 segments Code, Stack, Data & Extra.
- Each segment has a 16 bit base address & 16 bit offset address.
- The physical address is calculated by the microprocessor using the formula:

$$\boxed{\text{Physical address} = \text{Segment address} \times 10H + \text{Offset address}}$$

- There are only 16 segments of 64 KB each in the memory (i.e.,  $64\text{ KB} \times 16 = 1\text{ MB}$ ). (each of these 4 kinds).

### Advantages of Segmentation:

- It permits the programmes to access 1 MB using only 16-bit address.
- If divides the memory logically to store instructions, data and stacks separately.

## Disadvantages of Segmentation:

- (i) Although the total memory is  $16 \times 64 \text{ KB}$ , we can access at a time only  $4 \times 64 \text{ KB}$  memory. (i.e., only 1 out of a kind of segment (CS, DS, SS, ES) can be accessed at a time).

## \* 8086 Pin Diagram

	Minimum Node	Maximum Node
GND	10	Vcc
AD <sub>24</sub>	89	AD <sub>15</sub> / RD
AD <sub>13</sub>	88	A <sub>16</sub> / S <sub>3</sub>
AD <sub>12</sub>	37	A <sub>17</sub> / S <sub>4</sub>
AD <sub>11</sub>	36	A <sub>18</sub> / S <sub>5</sub>
AD <sub>10</sub>	35	A <sub>19</sub> / S <sub>6</sub>
AD <sub>9</sub>	34	BHE / S <sub>7</sub>
AD <sub>8</sub>	33	MN / MX
AD <sub>7</sub>	82	RD
AD <sub>6</sub>	31	RQ / G <sub>6</sub> → HOLD
AD <sub>5</sub>	30	RQ / G <sub>7</sub> → HLD A
AD <sub>4</sub>	29	LOCK → WR
AD <sub>3</sub>	28	S <sub>2</sub> → M / IO
AD <sub>2</sub>	27	S <sub>1</sub> → DT / R
AD <sub>1</sub>	26	S <sub>0</sub> → DEN
AD <sub>0</sub>	25	Q <sub>S6</sub> → ALE
NMI	24	G <sub>S1</sub> → INTA
INTR	23	TEST
CLK	22	READY
GND	21	RESET

### Pin Description:

(i)  $AD_{15} - AD_0$ : These are time multiplexed memory I/O address and data lines. Address remains on the bus during  $T_2$  state, while the data is available on the data bus during  $T_2, T_3, T_4$  and  $T_4$ . Here,  $T_1, T_2, T_3, T_4$  and  $T_W$  are the clock states of a machine cycle.  $T_W$  is a wait state.

(ii)  $A_{19}/S_6, A_{18}/S_5, A_{17}/S_4, A_{16}/S_3$ : These are time multiplexed address and status lines. During  $T_1$  these are the most significant address lines for memory operations. During I/O operation, these lines are low. During memory or I/O operations, the status signals are available on these lines for  $T_2, T_3, T_W$  and  $T_4$ .

$S_5$ - States of interrupt enable flag bit.	Interrupt enable flag $\rightarrow$		Instruction
	Set 1	Set 0	
0	0	0	Alternate odd Data. (Extra Segment)
0	1	0	Stack (Stack segment)
1	0	0	Code or None (Code or None segment)
1	1	1	Data. (Data segment)

$S_6$  - always low.

(iii)  $BHE/S_7$  (Bus High Enable / status):  $BHE$  is used to select the odd address memory bank or peripherals.  $BHE$  is low during  $T_1$  for read, write and interrupt acknowledge cycles. Whenever a byte is written on the higher byte

of the data bus.  
Syst. status is not currently used.

BHE	A <sub>0</sub>	Indication
0	0	whole word
0	1	upper byte from to odd add.
1	0	lower byte from to even add.
1	1	None

(iii) RD (Read) : Read signal when low, indicates the peripheral that the processor is performing a memory or ~~I/O~~ I/o read operation.  
 $\overline{RD} = 0 \rightarrow$  reading  
 $\overline{RD} = 1 \rightarrow$  no reading  
 $\overline{RD}$  is active low and shows the state for  $T_2, T_3, T_4$  of ~~order~~ ~~acknowledge~~ ~~acknowledging~~ ~~acknowledgement~~

(iv) Ready : This is an acknowledgement from the I/O device or memory that they have ~~are ready or show~~ completed the data transfer.

(v) INTR (Interrupt Request) : This is a level triggered input. This is sampled during the last clock cycle of each instruction to determine the availability of the request.

The IF flag can control INTR; If  $IF = 0 \rightarrow$  no interrupt is accepted  
 $IF = 1 \rightarrow$  interrupt is accepted.

(vi) TEST : This input is examined by a 'WAIT' the AP checks before working. If  $TEST = 0 \rightarrow$  execution continues. If  $TEST = 1 \rightarrow$  wait condition will continue, else the processor remains in an idle state.

(viii) NMI (Non-Maskable Interrupt) : This is an edge-triggered input which causes a Type 2 interrupt. The NMI is not maskable (This interrupt cannot be controlled by TF Flag) internally by software.

(ix) RESET : This input causes the processor to terminate the current activity and start execution from FFFF F0H.

The signal should be high for atleast two clock cycles.

(x) CLK Input : The clock input provides the basic timing for processor operations and bus control activity. It is an asymmetric square wave with 33% duty cycle. The range of freq. is 5 MHz to 10 MHz.

(xi) Vcc : +5V power supply for the operation of the internal circuit.

(xii) GND : Ground for internal circuit.

(xiii) MN / MX : This pin decides whether the processor is to operate either in minimum mode or maximum mode.  
if input = 1  $\rightarrow$  MN if input = 0  $\rightarrow$  MX  
if input = 1  $\rightarrow$  MN minimum mode  
if input = 0  $\rightarrow$  MX maximum mode.

### Pins in Minimum Mode

(i) N / I/O (Memory / IO) : This is a status line. It is high if it is doing a memory or IO operation. If the pin = 1  $\rightarrow$  memory if the pin = 0  $\rightarrow$  IO operation. When it is low, it indicates that CPU is having an I/O operation and when it is high, it indicates that the CPU is

having a memory operation.


(ii) INTA (Interrupt Acknowledge - Input) : This is an active low pin. When it goes low, it means that the processor has accepted the interrupt. If it is active low during  $T_2$ ,  $T_3$  &  $T_4$  of each interrupt acknowledge cycle.

(iii) ALE (Address Latch Enable - Output) : This signal shows if data address is currently given & currently given pin through AD<sub>0</sub>-AD<sub>5</sub> pins indicates the availability of the valid address on the address / data lines and is connected to latch enable input of latches.

(iv) DT/R (Output) : This output indicates the direction of the data flow through the transceivers. When the processor sends data, the signal is high and the processor is receiving data, this signal is low. This is equivalent to SI, in maximum mode.

(v) DEN (Data Enable) : This signal indicates the availability of valid data over the address / data lines. It is used to enable the transceivers to separate the data from the multiplexed address / date signal.

(vi) HOLD, HLDA (Hold / Hold Acknowledge) : When hold used to give access to bus to DMA. line goes high, it indicates to the processor that another master is requesting the access.



The processor, after receiving the HOLD request, issues the hold acknowledge signal on HLDA pin.

### Pins in Maximum Mode

(i)  $\overline{S_2}$ ,  $\overline{S_1}$ ,  $\overline{S_0}$  (Status lines) : These are status lines which indicate the type of operations carried out by the processor.

$\overline{S_2}$	$\overline{S_1}$	$\overline{S_0}$	Indication
0	0	0	Wait acknowledgement (No to I/O)
0	0	1	Read I/O port (No to D/E)
0	1	0	Write I/O port
1	1	1	HALT
0	0	0	Code access
1	0	1	Read memory
1	1	0	Write memory
1	1	1	Passive.

(ii) Lock : This output pin indicates that other bus system bus master will be prevented

from gaining the system bus, while the lock signal is low.

The lock signal is activated by the 'lock' prefix instruction and remains active until the completion of the next instruction.

### (iii) $QS_1$ , $QS_0$ (Queue Status) :

	$QS_1$	$QS_0$	Indication
Shows the status of the queue instant (contains 6 bytes)	0	0	No operation
	0	1	First byte of opcode from the queue
	1	0	Empty queue
	1	1	Subsequent byte from the queue.

### (iv) Operation of Queue

$\overline{RQ}/\overline{ET_0}$ ,  $\overline{RQ}/\overline{ET_1}$  : They are used by other


(Up to HOLD & HLDA) local bus master, in mark mode to force the processor to release the local bus at the end of the processor current bus cycle.

when DMA needs  $\overline{RQ}/\overline{ET_0}$  has higher priority than

the bus, it gives a low signal  $\overline{RQ}/\overline{ET_1}$  thus  $\overline{RQ} = 1 \Rightarrow$  a request

is send to MP

when MP acknowledges the signal, it gives a low signal, i.e.,  $\overline{ET_0} = 1$ .



## \* Minimum and Maximum Mode Operation (refer fig)

### Minimum Mode

(i) In min mode, there can be only  $\rightarrow$  processor e.g., i.e., 8086

(ii)  $\overline{MN/MX}$  is high to set 8086 into min mode

(iii) ALE for the latch is given by 8086 as it is the only processor in the circuit.

(iv)  $\overline{DEN}$  and  $\overline{DT/R}$  for the transreceivers are given by 8086

(v) Direct control signals  $\overline{M/IO}$ ,  $\overline{RD}$  and  $\overline{WR}$  are given by 8086

(vi)  $\overline{INTA}$  is given by 8086 in response to an interrupt on INTR pin

(vii) HOLD, and HLDA signals are used for bus request with a DMA controller (see 8287).

### Maximum Mode

In max. mode, there can be multiple processors with 8086 like 8087, 8089, etc.

$\overline{MN/MX}$  is low.

ALE for the latch is given by 8288 bus controller as there can be multiple processors.

$\overline{DEN}$  and  $\overline{DT/R}$  for the transreceivers are given by 8288 bus controller.

Instead of control signals, each processor generates status signals called  $S_2$ ,  $S_1$ ,  $S_0$ .

$\overline{INTA}$  is given by 8288 bus controller in response to an interrupt on INTR line.

$\overline{RA}/\overline{ST}$  lines are used for bus requests by other processors like 8087 or 8089.

- (viii) The circuit is simpler. The circuit is more complex.
- (ix) Multiprocessing cannot be performed hence performance is lower.
- As multiprocessing can be performed it can give very high performance.

### \* Comparison of 8086 and 8088

#### 8086

(i) The instruction queue is 6 byte long

(ii) The physical memory is divided into 2 banks even / lower and odd / higher bank.

(iii) The data bus of 8086 is 16 bit wide.

(iv) It has BHE signal on pin no : 34 and there is no SS<sub>0</sub> signal.

(v) Control pin in 8086 is Control pin 8088 & IO/M.  
N / IO

(vi) In 8086, all address and data buses are multiplexed.

(vii) 3 clock speed : 5, 8, 10 MHz

#### 8088 (to make it compatible to 8085)

The instruction queue is 4 byte long.

The memory in 8088 is not divided into 2 banks.  
(data bus is 8-bit long; so at a time only 8-bit can be accessed so memory banking is not needed)


The data bus of 8088 is 8-bit wide.

It has SS<sub>0</sub> signal on pin 34 and has no BHE signal.

In 8088, address bus AD<sub>15</sub> - AD<sub>0</sub> buses are multiplexed.

2 clock speed : 5, 8 MHz

(viii) Can read / write 8 bit or 16 bit data at a time.




000 -0  
001 -1  
010 -2  
011 -3


$$Bx = 4321$$

[ X]


MINIMUM MODE 8086




MAXIMUM MODE 8086




MINIMUM MODE    READ CYCLE    TIMING DIAGRAM



MINIMUM MODE    WRITE    CYCLE    TIMING    DIAGRAM



MEMORY    READ TIMING IN MAXIMUM MODE



## MEMORY WRITE TIMING IN MAXIMUM MODE

