

2 A high PSRR ultra low drop linear regulator with reverse current protection





DFN6 (3 x 3 mm)

Features

- Input voltage from 1.25 V to 6.0 V
- Ultra low drop: 130 mV (typ.) at 2 A load
- 1 % output accuracy at 25 °C, 2 % in full temperature range
- High PSRR: 70 dB at 1 kHz
- · Reverse current protection
- 2 A guaranteed output current
- Available in fixed and adjustable output voltage version from 0.5 V with 100 mV step
- · Power Good
- · Internal current and thermal limit
- Operating junction temperature range: -40 °C to 125 °C
- DFN6 (3 x 3 mm) and DFN8 (4 x 4 mm) packages

Applications

- · Telecom infrastructure
- Medium power POL

Description

The LD39200 provides 2 A of maximum current with an input voltage range from 1.25 V to 6.0 V, and a typical dropout voltage of 130 mV.

It is stable with ceramic capacitors on the output (10 μ F).

Typical power supply rejection ratio is 70 dB at 1 kHz and starts to roll off at 20 kHz.

The enable logic control function puts the LD39200 in shutdown mode, reducing the total current consumption to 10 nA (typ.).

Power Good flag is available on a dedicated pin.

The device also includes reverse current protection, short-circuit constant current limit and thermal protection.

Typical applications are for Telecom infrastructure and consumer.


Maturity status link

LD39200



1 Block diagram

Figure 1. Block diagram





DS10079 - Rev 3 page 2/29



2 Pin configuration and description

Figure 2. Pin configuration (top view)





AM13909V1

Table 1. DFN6 (3 x 3 mm) package pin description

Pin name	Pin number	Description
IN	6	Input voltage
GND	3	Ground
EN	5	Enable pin. The device is in OFF state when this pin is pulled low
ADJ/sense (1)	2	Adjustable pin on ADJ version can be connected to external resistor divider to set the output voltage. Output sense pin on the fixed version has to be connected to V _{OUT}
OUT	1	Output voltage
PG	4	Power Good
GND	Exposed pad	Exposed pad should be connected to GND

^{1.} The output sense pin of the fixed version has to be connected to the output pin for proper operation.

Table 2. DFN8 (4 x 4 mm) package pin description

Pin name	Pin number	Description
IN ⁽¹⁾	7, 8	Input voltage
GND	4	Ground
EN	6	Enable pin. The device is in OFF state when this pin is pulled low
ADJ/sense (2)	3	Adjustable pin on ADJ version can be connected to external resistor divider to set the output voltage. Output sense pin on the fixed version has to be connected to V _{OUT}
OUT (3)	1, 2	Output voltage
PG	5	Power Good
GND	Exposed pad	Exposed pad should be connected to GND


- 1. Both of input pins have to be connected together on the board.
- 2. The output sense pin of the fixed version has to be connected to the OUT pin for proper operation.
- 3. Both of output pins have to be connected together on the board.

DS10079 - Rev 3 page 3/29



3 Typical application

Figure 3. LD39200 typical application schematic



AM13909V1

Note: R1 and R2 are calculated according to the following formula: R1 = R2 x (V_{OUT}/V_{ADJ} - 1). Recommended value for C_{IN} and C_{OUT} is 10 μ F.

DS10079 - Rev 3 page 4/29



4 Maximum ratings

Table 3. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{IN}	Input supply voltage	-0.3 to 7	V
V _{ADJ}	Adjustable voltage	-0.3 to 2	V
V _{OUT} N _{SENSE}	Output voltage/output sense voltage	-0.3 to 7	V
Гоит	Output current	Internally limited	Α
EN	Enable pin voltage	-0.3 to 7	V
PG	Power Good pin voltage	-0.3 to 7	V
P _D	Power dissipation	Internally limited	W
ESD	Charge device model	±500	V
E3D	Human body model	±2000	V
T _{J-OP}	Operating junction temperature	-40 to 125	°C
T _{J-MAX}	Maximum junction temperature	150	°C
T _{STG}	Storage temperature	-55 to 150	°C

Note:

Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.

Table 4. Thermal data

Symbol	Parameter	DFN6 (3 x 3 mm)	DFN8 (4 x 4 mm)	Unit
R _{THJC}	Junction-to-case thermal resistance	10	4	°C/W
R _{THJA}	Junction-to- ambient thermal resistance	55	40	C/VV

DS10079 - Rev 3 page 5/29



5 Electrical characteristics

 $(T_J = 25 \, ^{\circ}C, \, V_{IN} = V_{OUT} + 1 \, V; \, V_{OUT} = V_{ADJ}; \, C_{IN} = 10 \, \mu F; \, C_{OUT} = 10 \, \mu F; \, I_{OUT} = 10 \, mA; \, V_{EN} = V_{IN})$

Table 5. Electrical characteristics, adjustable version

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
V _{IN}	Operating input voltage range		1.25		6.0	V	
	Adjustable pin voltage			0.5		V	
V _{ADJ}	Adjustable pin voltage	T _J = 25 °C	-1.0		1.0	0/	
	accuracy	-40 °C < T _J < 125 °C	-2.0	2.0		%	
I _{ADJ}	Adjustable pin current	-40 °C < T _J < 125 °C		100		nA	
ΔV _{ADJ} %/	2	V _{OUT} + 1 V < V _{IN} < 6.0 V; T _J = 25 °C		0.01		0/ 0/	
Δ_{VIN}	Static line regulation	-40 °C < T _J < 125 °C			0.2	%/V	
ΔV _{ADJ} %/	2	0 mA < I _{OUT} < 2 A; T _J = 25 °C		0.1		24.42	
Δ_{IOUT}	Static load regulation	-40 °C < T _J < 125 °C			0.4	%/A	
		V _{IN} = 1.4 V; I _{OUT} = 1 A;		400	050		
		-40 °C < T _J < 125 °C		120	250	\	
V	D (1)	V _{IN} = 2.5 V; I _{OUT} = 2 A;		405	250		
V_{DROP}	Dropout voltage (1)	-40 °C < T _J < 125 °C		135		mV	
		V _{IN} = 5.3 V; I _{OUT} = 2 A;		110		250	
		-40 °C < T _J < 125 °C		110	250		
eN	Output noise voltage	V _{OUT} = V _{ADJ} ;		45		μV _{RMS} /	
CIV	Output hoise voitage	f = 10 Hz to 100 kHz		45		V _{OUT}	
		$V_{IN} = V_{OUT} + 0.4 \text{ V}, I_{OUT} = 700 \text{ mA};$ $C_{IN} = C_{OUT} = 10 \mu\text{F}, R2 = 10 \text{ k}\Omega,$				μV _{RMS}	
eN	Output noise voltage	R1 = $(V_{OUT} - 0.5) \times 20 \text{ k}\Omega$,		24			
		C _{byp} = 470 nF					
		V _{OUT} = 1.8 V; V _{IN} = V _{OUT} +0.5 V;					
		$C_{OUT} = 10 \mu F; I_{OUT} = 10 \text{ mA};$		70			
		T _J = 25 °C; f = 1 kHz				-ID	
		V _{OUT} = 1.8 V; V _{IN} = V _{OUT} + 0.5 V;				dB	
		$C_{OUT} = 10 \mu F; I_{OUT} = 10 \text{ mA};$		50			
SVR	Supply voltage rejection	T _J = 25 °C; f = 100 kHz					
SVK	Supply voltage rejection	V _{OUT} = 1.8 V; V _{IN} = V _{OUT} + 0.5 V;					
		$C_{OUT} = 10 \mu F; I_{OUT} = 10 \text{ mA};$		50			
		$T_J = 25 ^{\circ}\text{C}$; f = 500 kHz				dB	
		$V_{OUT} = 1.8 \text{ V}; V_{IN} = V_{OUT} + 0.5 \text{ V};$, VD	
		$C_{OUT} = 10 \mu F; I_{OUT} = 10 \text{ mA};$		40			
		$T_J = 25$ °C; $f = 1$ MHz					

DS10079 - Rev 3 page 6/29



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
ΙQ		I _{OUT} = 0 A		100		μA	
	Ouissant summer	I _{OUT} = 0 A; -40 °C < T _J < 125 °C			300		
	Quiescent current	I _{OUT} = 2 A;		1		mA	
		I _{OUT} = 2 A; -40 °C < T _J < 125 °C			3		
	Shutdown current	Ven = 0, Vin = 6 V		10		nA	
Isc	Short-circuit current	V _{OUT} = 0 V		3.5		А	
I _{MIN}	Minimum output current				0	А	
V	Enable input logic low	1.25 V < V _{IN} < 6.0 V			0.5	V	
V _{EN}	Enable input logic high	-40 °C < T _J < 125 °C	1.2			V	
I _{EN}	Enable pin input current	V _{EN} = V _{IN} ; 1.25 < V _{IN} < 6.0 V		10		nA	
	Power Good output	Rising edge		0.92* V _{out}			
PG	threshold	Falling edge		0.8*V _{out}		V	
	Power Good output voltage low	Isink = 6 mA open drain output			0.4		
T	Thermal shutdown			170		°C	
T _{SHDN}	Hysteresis			20			

^{1.} Dropout voltage is the input-to-output voltage difference at which the output voltage is 100 mV below its nominal value; this specification does not apply to nominal output voltages below 1.2 V.

(T_J = 25 °C, V_{IN} = V_{OUT}+1 V; C_{IN} = 10
$$\mu$$
F; C_{OUT} = 10 μ F; I_{OUT} = 10 mA; V_{EN} = V_{IN})

Table 6. Electrical characteristics, fixed version

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{IN}	Operating input voltage range		1.25		6.0	V
V	Output valtage coourses	T _J = 25 °C	-1.0		1.0	%
V _{OUT}	Output voltage accuracy	-40 °C < T _J < 125 °C	-2.0		2.0	70
Δ _{VADJ%} / Δ _{VIN}	Static line regulation	$V_{OUT} + 1 V < V_{IN} < 6.0 V;$ $T_{J} = 25 ^{\circ}C$		0.01		%/V
		-40 °C < T _J < 125 °C			0.1	
$\Delta_{VADJ\%}$ /	Static load regulation	0 mA < I_{OUT} < 2 A; T_J = 25 °C		0.05		%/A
∆iout	Static load regulation	-40 °C < T _J < 125 °C			0.4	- 70/A
V _{DROP}	Dropout voltage	V _{OUT} = 3.3 V; I _{OUT} = 2 A; -40 °C < T _J < 125 °C		130	250	mV
eN	Output noise voltage	V _{OUT} = 2.5 V; f = 10 Hz to 100 kHz		40		μV _{RMS} /V _{OUT}

DS10079 - Rev 3 page 7/29



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
SVR Supp		V _{OUT} = 1.8 V; V _{IN} = V _{OUT} + 0.5 V;					
		$C_{OUT} = 10 \mu F; I_{OUT} = 10 mA;$		70			
		T _J = 25 °C; f = 1 kHz					
		V _{OUT} = 1.8 V; V _{IN} = V _{OUT} + 0.5 V;					
		$C_{OUT} = 10 \mu F; I_{OUT} = 10 mA;$		50			
	Overally walks are notice than	T _J = 25 °C; f = 100 kHz				-ID	
	Supply voltage rejection	V _{OUT} = 1.8 V; V _{IN} = V _{OUT} + 0.5 V;				dB	
		$C_{OUT} = 10 \mu F; I_{OUT} = 10 \text{ mA};$		50			
		T _J = 25 °C; f = 500 kHz					
		V _{OUT} = 1.8 V; V _{IN} = V _{OUT} + 0.5 V;					
		$C_{OUT} = 10 \mu F$; $I_{OUT} = 10 \text{ mA}$;		40			
		T _J = 25 °C; f = 1 MHz					
		I _{OUT} = 0 A		100		μA	
	Quiescent current	I _{OUT} = 0 A; -40 °C < T _J < 125 °C			300		
I_{Q}		I _{OUT} = 2 A;		1		mA	
		I _{OUT} = 2 A; -40 °C < T _J < 125 °C			3		
Shutdown curre	Shutdown current	Ven = 0, Vin = 6 V		50		nA	
I _{SC}	Short-circuit current	V _{OUT} = 0 V		3.5		Α	
I _{MIN}	Minimum output current				0	Α	
.,	Enable input logic low	1.25 V < V _{IN} < 6.0 V			0.5	.,	
V_{EN}	Enable input logic high	-40 °C < T _J < 125 °C	1.2			V	
I _{EN}	Enable pin input current	V _{EN} = V _{IN} ; 1.25 < V _{IN} < 6.0 V		10		nA	
		Rising edge		0.92*V _{OUT}			
PG	Power Good output threshold	Falling edge		0.8*V _{OUT}		V	
	Power Good output voltage low	Isink = 6 mA open drain output			0.4		
Танры	Thermal shutdown			170		°C	
T _{SHDN}	Hysteresis			20			

DS10079 - Rev 3 page 8/29



6 Application information

6.1 Thermal and short-circuit protections

The LD39200 is self-protected from short-circuit conditions and overtemperature. When the output load is higher than the one supported by the device, the output current rises until the limit of typically 3.5 A is reached; at this point the current is kept constant even when the load impedance is zero. The thermal protection acts when the junction temperature reaches 170 °C. The IC enters the shutdown status. As soon as the junction temperature falls again below 150 °C the device starts working again. In order to calculate the maximum power the device can dissipate, keeping the junction temperature below T_{J-OP} , the following formula is used:

$$P_{DMAX} = \left(125 - T_{AMB}\right) / R_{THI - A} \tag{1}$$

6.2 Output voltage setting for ADJ version

In the adjustable version, the output voltage can be set from 0.5 V up to the input voltage minus the voltage drop across the pass transistor (dropout voltage), by connecting a resistor divider between the ADJ pin and the output, allowing remote voltage sensing. The resistor divider can be selected using the following equation:

$$V_{OUT} = V_{ADJ}(1 + R1/R2), with V_{ADJ} = 0.5 V (typ.)$$
 (2)

6.3 Enable pin

The LD39200 features an enable function. When the EN voltage is higher than 1.2 V the device is ON, and if it is lower than 0.5 V the device is OFF. In shutdown mode, the total current consumption is 10 nA (typ). The EN pin does not have an internal pull-up, therefore it cannot be left floating if it is not used.

6.4 Power Good pin (PG)

Some applications require a flag showing that the output voltage is in the correct range. Power Good threshold depends on the output voltage. When the output voltage is higher than $0.92 * V_{OUT(nom)}$, the PG pin goes to high impedance. If the output voltage is below $0.80 * V_{OUT(nom)}$ the PG pin goes to low impedance. If the device works well, the PG pin is at high impedance.

6.5 Reverse current protection

The device avoids the reverse current to flow from the output to the input during any operating condition (EN = 0 or EN = 1, $V_{IN} > V_{OUT} + V_{DROP}$). During fast turn-on/off this function prevents a big current from flowing to the input. Moreover it is used to avoid the reverse current to flow from the output pin to the input one, when other power supplies, providing a voltage higher than the input voltage, are connected to the output pin. If a power supply, providing a voltage lower than LDO output voltage, is connected to OUT pin, LDO works in current protection, causing high power dissipation inside the device.

When the device is disabled (EN = low) and $V_{OUT} > 0$ V, a small current (few μ A) is sunk from the OUT pin.

DS10079 - Rev 3 page 9/29



7 Typical performance characteristics

(The following plots are referred to the typical application circuit and, unless otherwise noted, at T_A = 25 °C)






Figure 5. Dropout voltage vs. temperature (Vin = 1.4 V, lout = 1 A)

250
200
150
50
40
-25
0
25
55
85
125


Temperature °C






DS10079 - Rev 3 page 10/29










Figure 12. Quiescent current vs. temperature (Vin = 1.5 V, lout = 0 mA)

O.3


O.3

O.25

O.15

O.05

O



DS10079 - Rev 3 page 11/29










Figure 15. Line regulation vs. temperature $(1.5 \text{ V} \le \text{Vin} \le 6 \text{ V}, \text{lout} = 10 \text{ mA})$ 0.09 Line regulation [%/V] 0.08 0.07 0.06 0.05 0.04 0.03 0.02 0.01 0 -40 -25 55 85 125 Temperature °C AM13920V1









DS10079 - Rev 3 page 12/29










Figure 21. Enable startup, Vin = 1.25 V, lout = 2 A










DS10079 - Rev 3 page 13/29





DS10079 - Rev 3 page 14/29



8 Package mechanical data


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

DS10079 - Rev 3 page 15/29



8.1 DFN6 (3 x 3 mm) mechanical data

Figure 28. DFN6 (3 x 3 mm) package outline



7946637_C


DS10079 - Rev 3 page 16/29



Table 7. DFN6 (3 x 3	mm) mechanical data
----------------------	----	-------------------

Dim.	mm				
Dilli.	Min.	Тур.	Max.		
Α	0.80		1		
A1	0	0.02	0.05		
A3		0.20			
b	0.23		0.45		
D	2.90	3	3.10		
D2	2.23		2.50		
E	2.90	3	3.10		
E2	1.50		1.75		
е		0.95			
L	0.30	0.40	0.50		

Figure 29. DFN6 (3 x 3 mm) recommended footprint (all dimensions are in mm)




7946637_C

DS10079 - Rev 3 page 17/29



8.2 DFN6 (3 x 3 mm) tape and reel mechanical data

Figure 30. DFN6 (3 x 3 mm) tape outline




- * 10 SPROCKET HOLE PITCH CUMULATIVE TOLERANCE ±0.20

7875978_N

DS10079 - Rev 3 page 18/29



Figure 31. DFN6 (3 x 3 mm) reel outline



7875978_N

Table 8. DFN6 (3 x 3 mm) tape and reel mechanical data


Dim.		mm	
Dilli.	Min.	Тур.	Max.
A0	3.20	3.30	3.40
В0	3.20	3.30	3.40
K0	1	1.10	1.20


DS10079 - Rev 3 page 19/29




8.3 DFN8 (4 x 4 mm) mechanical data

Figure 32. DFN8 (4 x 4 mm) package outline








DS10079 - Rev 3 page 20/29



Table 9	DFN8 (4)	(4 mm)	mechanic:	al data
Table 3.	DI 110 (4 /	~ +	HIICCHAINC	ai uata

Dim.	mm			
Dilli.	Min.	Тур.	Max.	
Α	0.80	0.90	1	
A1	0	0.02	0.05	
A3		0,20		
b	0.23	0.30	0.38	
D	3.90	4	4.10	
D2	2.82	3	3.23	
E	3.90	4	4.10	
E2	2.05	2.20	2.30	
е		0.80		
L	0.40	0.50	0.60	

Figure 33. DFN8 (4 x 4 mm) recommended footprint (all dimensions are in mm)





DS10079 - Rev 3 page 21/29



8.4 DFN8 (4 x 4 mm) reel mechanical data

Figure 34. DFN8 (4 x 4 mm) tape outline (all dimensions are in mm)





DS10079 - Rev 3 page 22/29



A C T

Figure 35. DFN8 (4 x 4 mm) reel outline

Note: Drawing not in scale

Table 10. DFN8 (4 x 4 mm) reel mechanical data

Dim	mm		
Dim.	Min.	Тур.	Max.
А			330
С	12.8	13.0	13.2
D	20.2		
N	60		
Т			22.4

DS10079 - Rev 3 page 23/29



9 Ordering information

Table 11. Order codes

DFN6 (3 x 3 mm)	DFN8 (4 x 4 mm)	Output voltage
LD39200PUR	LD39200DPUR	ADJ
LD39200PU33R		3.3 V

DS10079 - Rev 3 page 24/29



Revision history

Table 12. Document revision history

Date	Revision	Changes
08-Jul-2014	1	Initial release.
06-Jul-2017	2	Updated Table 11: "Order codes". Minor text changes.
17-Sep-2018	3	Updated note Section 3 Typical application.

DS10079 - Rev 3 page 25/29



Contents

1	Blo	ck diagram	2
2		configuration and description	
3	Турі	ical application	4
4	Max	imum ratings	5
5	Electrical characteristics		
6	Арр	Application information	
	6.1	Thermal and short-circuit protections	9
	6.2	Output voltage setting for ADJ version	9
	6.3	Enable pin	9
	6.4	Power Good pin (PG)	9
	6.5	Reverse current protection	9
7	Тур	ical performance characteristics	10
8	Pac	kage information	15
	8.1	DFN6 (3 x 3 mm) package information	15
	8.2	DFN6 (3 x 3 mm) packing information	17
	8.3	DFN8 (4 x 4 mm) package information	19
	8.4	DFN8 (4 x 4 mm) packing information	21
9	Ord	ering information	24
Rev	vision	history	25





List of tables

Table 1.	DFN6 (3 x 3 mm) package pin description	. 3
Table 2.	DFN8 (4 x 4 mm) package pin description	. 3
Table 3.	Absolute maximum ratings	. 5
Table 4.	Thermal data	. 5
Table 5.	Electrical characteristics, adjustable version	
Table 6.	Electrical characteristics, fixed version	. 7
Table 7.	DFN6 (3 x 3 mm) mechanical data	17
Table 8.	DFN6 (3 x 3 mm) tape and reel mechanical data	19
Table 9.	DFN8 (4 x 4 mm) mechanical data	21
Table 10.	DFN8 (4 x 4 mm) reel mechanical data	23
	Order codes	
Table 12.	Document revision history	25



List of figures

Figure 1.	Block diagram	. 2
Figure 2.	Pin configuration (top view)	. 3
Figure 3.	LD39200 typical application schematic	. 4
Figure 4.	Dropout voltage vs. temperature (Vin = 1.3 V, lout = 1 A)	10
Figure 5.	Dropout voltage vs. temperature (Vin = 1.4 V, lout = 1 A)	10
Figure 6.	Dropout voltage vs. temperature (Vin = 1.4 V, lout = 2 A)	10
Figure 7.	Dropout voltage vs. temperature (Vin = 1.5 V, lout = 1 A)	10
Figure 8.	Dropout voltage vs. temperature (Vin = 1.5 V, lout = 2 A)	11
Figure 9.	Dropout voltage vs. temperature (Vin = 2.5 V, lout = 1 A)	11
Figure 10.	Dropout voltage vs. temperature (Vin = 2.5 V, lout = 2 A)	11
Figure 11.	Reference voltage vs. temperature (Vin = 1.5 V, lout = 10 mA)	11
Figure 12.	Quiescent current vs. temperature (Vin = 1.5 V, lout = 0 mA)	11
Figure 13.	Quiescent current vs. temperature (Vin = 1.5 V, lout = 2 A)	11
Figure 14.	Quiescent current vs. output current	12
Figure 15.	Line regulation vs. temperature (1.5 V ≤ Vin ≤ 6 V, lout = 10 mA)	12
Figure 16.	Load regulation vs. temperature (Vin = 1.5 V, 0 < lout < 2 A)	12
Figure 17.	SVR vs. frequency	12
Figure 18.	Noise spectral density (no Cbyp)	12
Figure 19.	Noise spectral density (Cbyp = 470 nF)	12
Figure 20.	Stability plan	13
Figure 21.	Enable startup, Vin = 1.25 V, lout = 2 A	13
Figure 22.	Enable startup, Vin = 6 V, lout = 2 A	13
Figure 23.	Enable startup, no Cbyp	13
Figure 24.	Enable startup, Cbyp = 470 nF	13
Figure 25.	Line transient	13
Figure 26.	Load transient, no Cbyp	14
Figure 27.	Load transient, Cbyp = 470 nF	14
Figure 28.	DFN6 (3 x 3 mm) package outline	16
Figure 29.	DFN6 (3 x 3 mm) recommended footprint (all dimensions are in mm)	17
Figure 30.	DFN6 (3 x 3 mm) tape outline	18
Figure 31.	DFN6 (3 x 3 mm) reel outline	19
Figure 32.	DFN8 (4 x 4 mm) package outline	20
Figure 33.	DFN8 (4 x 4 mm) recommended footprint (all dimensions are in mm)	
Figure 34.	DFN8 (4 x 4 mm) tape outline (all dimensions are in mm)	22
Figure 35.	DFN8 (4 x 4 mm) reel outline	23

DS10079 - Rev 3 page 28/29



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved

DS10079 - Rev 3 page 29/29