CSE 463-563: Digital Integrated Circuits Design and Architecture *Prof. Darko Ivanovich*

Exam 2: Inverters and Combinational Logic Circuits

(Take home exam, Open book, Open notes, Internet search, Calculator or Wolfram-Alpha app are allowed)

Due April 18th, 2023

Attempt all questions. Show all calculations to obtain partial credits. If you run out of time, outline how you would approach the problem.

Total possible points: 200 for CSE463 students (Problems 1, 2, and 3) 270 for CSE563 students (Problems 1, 2, 3, and 4)

My phone number for any question you have is 314-537-4124. Please text me and I will answer quickly.

Student name: Byeongchan Gwak

CSE463 students will work on Problems P1, P2 and P3

CSE563 students will work on Problems P1, P2, P3 and P4

Problem P1. (50pts)

Design a 3-input CMOS NOR gate with logic threshold voltage of V_{DD}/3.

- (a) Find ratio k_p/k_n for $V_{TH} = V_{DD}/3$. (10pts)
- (b) The 3-input CMOS NOR gate should have a maximum fall time τ_{fall} of 1ns for 100fF load capacitance. Use this fall time requirement to determine proper size of nMOS transistors (W/L)_n. (15pts)
- (c) From (a) and (b) determine proper size of pMOS transistors (W/L)_p. (15pts)
- (d) Select W_n, L_n, W_p and L_p using calculations from (b) and (c). (10pts)

Assume
$$k_n$$
 ' =100 $\mu A/V^2,~k_p$ '=100 $\mu A/V^2,~V_{DD}\!\!=\!\!5V,~V_{T0n}=1V,~|V_{T0p}|=1V,~\gamma\!\!=\!\!0$ and $\lambda\!\!=\!\!0~V^{\text{-}1}.$


(,(\alpha)
Since Vth = VDD
we have $K_{1}, e_{1} = \frac{K_{1}}{3}$ $K_{1}, e_{2} = 3K_{1}$
Vth = Vto, n + Kp, eq (Vbb+Vto,p)
1 + Kp, eq. Kn, eq.
Vth = V20 5 1 + (1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1
And we have $kn'=kp'$,
1+ 1 / Kp 1+ 1 / Kp
(Kp = 0.73469) (2(VTO,N-0.1VAD)) (2(VAD-VTO,N))
(b) Ins > Thall = Chad (Vpb-Vto,n) [2(VTo,n-0.1Vpb) + (n (2(Vpb-Vto,n) - 1))]
$\frac{100 \times 10^{-15}}{3 \times 100 \times 10^{-5} (\frac{W}{E})_{n} (t-1)} = \frac{2(1-0.5)}{5-1} + \ln \left(\frac{2(5-1)}{0.5} - 1\right)$
Ins / 3x4x(\frac{1}{2}) = [\frac{1}{4} + p(15)]
[N/n 70.2465]


(1) From the answers above. Kp=0.73469Kn, (W), 70.2465 I will choose In = 600 nm Wn = 1800 nm. (Kp = (W) = 0.73469x 1800 = 2.204 (d) Ln = 600 nm, Wn = 1800 nm, Lp = 800 nm Kp- (N)p= 2.204 NP = 2,204 Wp = 1322 so. Wp = 1322 hm Henre. [Ln = 600 nm, Wn = 1800nm, Lp = 600nm, Wp = 1322 nm.

Problem P2. (70pts)

Consider the following function: Z = (A + B + C)(D + E)F.


- (a) Draw the pMOS and nMOS CMOS transistors schematic of the function Z. Assume that all signals and their respective inverse signals are available for the design. (10 pts)
- (b) If all transistors are implemented with W/L = 1, k_p ' = k_n ' = $100\mu A/V^2$, V_{DD} = 5V, V_{T0n} = 1V and $|V_{T0p}|$ = 1V, what is the value of the logic threshold, V_{TH} , when all inputs are connected to V_{TH} ? (10 pts)
- (c) Which transitions will have the longest rise and fall times? (10 pts)
- (d) Calculate the longest rise time for C_{load} of 100fF. (20 pts)
- (e) What is the common Euler path for the pMOS and nMOS network of transistors? Draw the optimized stick-diagram layout. (20 pts)






You need to design a 4-to-1 multiplexer.


- (a) Draw a logic gate design of your 4-to-1 multiplexer design. Specify all logic gates, input signals, control signals and output signal connections in your gate level design. (20pts)
- (b) Define Truth Table and Logic Equation of your 4-to-1 multiplexer design using input signals, control signals and output signal. (20pts)
- (c) Draw your detailed pMOS and nMOS transistor level design. You need to show how you would connect all pMOS and nMOS transistors' drains, sources, gates and bulks inside your detailed design. Show the multiplexer's input signals, control signals and output signal connected in your transistor level design. You should use your logic gate design from the part (a) to design your transistor level design. (40pts)





Consider the following function: Z = (A + B + C)(D + E) + FG.

- (a) Draw the pMOS and nMOS CMOS transistors schematic of the function Z. Assume that all signals and their respective inverse signals are available for the design. (10 pts)
- (b) If $(W/L)_p = 15$ determine $(W/L)_{p.eq}$ for the design. (30 pts)
- (c) If $(W/L)_n = 10$ determine $(W/L)_{n.eq}$ for the design. (30 pts)



$C_1 R_{G,N} = \frac{1}{\frac{1}{R_A} + \frac{1}{R_B} + \frac{1}{R_B}} + \frac{1}{R_B} + \frac{1}{R_B} + \frac{1}{R_B}$	
(C) Kg,h	
RA PO RC RD RE	
10+10+10 + 10+10	
10+10+10 10+10	
- 1 - + 10	
$=\frac{1}{30}+\frac{1}{20}+\frac{10}{2}$	
= 12 + 5 = 17	
1 - (W) 10	
$\frac{1}{\text{Reg,n}} = \left(\frac{W}{L}\right)_{n,e_{\zeta}} = 17$	