

Digital IC Design and Architecture



MOS Transistor


Goal of this chapter

- Present intuitive understanding of device operation
- Introduction of basic device equations of PN junction
- Introduction of basic device equations of FET
- Analysis of secondary and deep-sub-micron effects




Properties of Si

Properties of Si




 covalent bonding in the Si crystal, veiwed along a <100> direction



Energy band diagram of Si: Eg=1.1eV


Typical band structures at 0 K



A. Insulators have large band gaps which prevents electrons to "jump" from valence to conduction band. B. Semiconductors have smaller band gaps such that electrons can be thermally excited to the conduction band C. In metals, large number of electrons exist in the valence band.

Doping of Silicon





(a)


(b)


















Energy band model and chemical bond model of dopants in semiconductors: (a) donation of electrons from donor level to conduction band; (b) acceptance of valence band electrons by an acceptor level, and the resulting creation of holes; (c) donor and acceptor atoms in the covalent bonding model of a Si crystal.


Energy Band Diagram of p-type Silicon



The Fermi potential for p-type semiconductor:

$$\phi_{F_{\mathbf{P}}} = \frac{kT}{q} \ln \frac{n_i}{N_{A}}$$
 $\phi_F = \frac{E_F - E_i}{q}$ The Fermi potential


Junction between two materials




Two materials in intimate contact at equilibrium.


Note: Since the net motion of electrons is zero, the equilibrium Fermi level must be constant throughout.

PN Junction: Energy Band




PN Junction Under External Bias





MOSFET Energy Band Diagram

Two terminal MOS Structure




EQUILIBRIUM: $n p = n_i^2 (n_i \approx 1.45 \text{ x } 10^{10} \text{ cm}^{-3})$ Intrinsic carrier concentration


Let SUBSTRATE be uniformy doped @ N_A

MASS ACTION LAW

$$n_{p0} \approx \frac{n_i^2}{N_A}$$
 and $p_{p0} = N_A$ (BULK carrier concentrations)



Energy Band Diagram of FET




The energy required to move an electron from the Fermi level into free space is called Work function:

$$q\Phi_s = q\chi + (E_c - E_F)$$


Two-Terminal MOS Structure with External Bias

Three Regions of Operation:


- 1. Accumulation Region: VG < 0
- 2. Depletion Region: VG > 0, small
- 3. Inversion Region: VG > 0, large



Two-Terminal MOS Structure Accumulation Region




Two-Terminal MOS Structure Depletion Region




Two-Terminal MOS Structure Inversion Region

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. $V_G > 0$ (large) Metal (AI) Oxide Semiconductor (Si) p-type Electrons attracted Eox Oxide to the surface Ec E_{Fp} qV_G E_v p-type Si substrate Depletion region E_{Fm} $V_B = 0$


Two-Terminal MOS Structure Energy Band Diagram




Bending of the semiconductor bands at the onset of strong inversion: the surface potential ϕ_s is twice the value of ϕ_F in the neutral p material.



Two-Terminal MOS Structure Depletion Region



Two-Terminal MOS Structure Inversion Region



Threshold Voltage for MOS Transistors

n-channel enhancement

For $V_{SB} = 0$, the threshold voltage is denoted as V_{T0} or $V_{T0} \sim V_{T0} \sim V_{T0}$ in SPICE

$$V_{T0} = \Phi_{GC} - 2\phi_F - \frac{Q_{ox}}{C_{ox}} - \frac{Q_{B0}}{C_{ox}}$$
 + for nMOS - for pMOS
 $V_{FB} \rightarrow Flat \ Band \ Voltage$ [$V_{FB} = VFB \ in \ SPICE$]

$$[2\phi_F = PHI \text{ in SPICE}]$$

$$Q_{B0} = -\sqrt{2qN_A \epsilon_{Si} | -2\phi_F|} C/cm^2 [N_A = NSUB in SPICE]$$

 Q_{B0} -> depletion charge density at surface inversion ($\phi_s = -\phi_F$)

$$\begin{split} &\Phi_{GC} = \varphi_F(substrate) \; \text{-} \varphi_M & \text{metal gate} \\ &\Phi_{GC} = \varphi_F(substrate) \; \text{-} \varphi_F(gate) \; \text{polysilicon gate} \end{split}$$

$$\Phi_{_{GC}}$$
 = $\varphi_{_{F(sub)}}$ - $\varphi_{_{F(gate)}}$ -> work funtion between gate and channel

$$Q_{ox} = qN_{ox} C/cm^2$$
 [$Q_{ox} = qNSS in SPICE$]

Q_{ox} -> charge density at gate Si-oxide interface due to impurities and lattice imperfections at the interface.

$$C_{\text{ox}} = \frac{E_{\text{ox}}}{t_{\text{ox}}}$$
 - Gate oxide capacitance per unit area

Threshold Voltage factors:

-> Gate conductor material;

-> Gate oxide material & thickness;

-> Substrate doping;

-> Impurities in Si-oxide interface;

-> Source-bulk voltage V_{SB};

-> Temperature.

Adjusting V_{T0} using an added Channel Implant

$$V_{T0} = \Phi_{GC} - 2\phi_F - \frac{Q_{ox}}{C_{ox}} - \frac{Q_{B0}}{C_{ox}}$$

Intrinsic V_{T0} - no channel implant adjustment

$$V_{T0}' = V_{T0} + \Delta V_{T0} = \Phi_{GC} - 2 \phi_F - \frac{Q_{ox}}{C_{ox}} - \frac{Q_{B0}}{C_{ox}} \pm \frac{q N_I}{C_{ox}}$$
 Adjusted V'_{T0} - due to channel implant adjustment with carrier

concentration N,

$$\Delta V_{T0} = \pm \frac{q N_I}{C_{ox}}$$
 for p-type implant
$$-\frac{q N_I}{C_{ox}}$$
 for n-type implant

NOTE: When channel implant adjustment N_{τ} is done as a step in the CMOS process, the SPICE parameter VT0 refers to the adjusted threshold voltage $V'_{_{\rm T0}}$.

Threshold Voltage for MOS Transistors

n-channel enhancement
$$V_{T0} = V_{FB} - 2\phi_F - \frac{Q_{B0}}{C_{OX}}$$
 for $V_{SB} = 0$

For $V_{SB} \neq 0$: the threshold voltage is denoted as V_T or $V_{Tn,p}$

$$\begin{split} Q_B &= -\sqrt{2qN_A\epsilon_{Si}} \left| -2\phi_F + V_{SB} \right| \;, \quad Q_{B0} = -\sqrt{2qN_A\epsilon_{Si}} \left| -2\phi_F \right| \\ V_T &= V_{FB} - 2\phi_F - \frac{Q_{ox}}{C_{ox}} - \frac{Q_B}{C_{ox}} \\ &= V_{FB} - 2\phi_F - \frac{Q_{ox}}{C_{ox}} - \frac{Q_{B0}}{C_{ox}} - \frac{Q_{B0}}{C_{ox}} - \frac{Q_{B0}}{C_{ox}} \end{split}$$

where

$$\frac{Q_B - Q_{B0}}{C_{ox}} = \sqrt{\frac{2qN_A \epsilon_{Si}}{C_{ox}}} \left(\sqrt{\left| -2\phi_F + V_{SB} \right|} - \sqrt{\left| -2\phi_F \right|} \right)$$

 $(\gamma = Body-effect coefficient)$ [$\gamma = GAMMA in SPICE$]

$$V_T = V_{T0} + \gamma \left(\sqrt{\left| -2\phi_F + V_{SB} \right|} - \sqrt{\left| -2\phi_F \right|} \right)$$

$$\gamma = \frac{\sqrt{2q \cdot N_A \cdot \varepsilon_{Si}}}{C_{ox}} - \text{Body-effect coefficient or substrate bias}$$

Threshold Voltage for MOS Transistors

n-channel -> p-channel

****BE CAREFULL*** WITH SIGNS

- \bullet V_{FB} is negative in nMOS, positive in pMOS
- $\bullet \; \varphi_F$ is negative in nMOS, positive in pMOS
- Q_{B0} , Q_{B} are negtive in nMOS, positive in pMOS
- γ is positive in nMOS, negative in pMOS
- \bullet V_{SB} is positive in nMOS, negative in pMOS

NOTE:
$$\gamma \propto \frac{C_{BC}}{C_{GC}}$$

EXAMPLE 3.2 Calculate the threshold voltage V_{T0n} at $V_{RS} = 0$, for a polysilicon gate n-channel MOS transistor with the following parameters:

substrate doping density $N_{\Delta} = 10^{16}$ cm⁻³, gate oxide thickness $t_{ox} = 500$ Angstroms, flat band voltage $V_{FR} = -1.04 \text{ V}$, oxide-sub interface charge $N_{ox} = 0 \text{ cm}^{-2} \implies Q_{ox} = 0$

dielectric permativities: $\varepsilon_{ox} = 0.34 \times 10^{-12} \text{Fcm}^{-1}$, $\varepsilon_{si} = 1.06 \times 10^{-12} \text{Fcm}^{-1}$

$$\longrightarrow V_{T0n} = V_{FB} - 2\phi_{F(sub)} - \frac{Q_{ox}}{C_{ox}} - \frac{Q_{B0}}{C_{ox}}$$

$$\phi_{F(sub)}$$
:

$$\phi_{F(\text{sub})} = \frac{kT}{q} \ln \frac{n_i}{N_A} = 0.026 \text{V} \ln \left(\frac{1.45 \times 10^{10}}{10^{16}} \right) = -0.35 \text{V}$$

$$C_{\text{ox}} = \frac{\varepsilon_{\text{ox}}}{t_{\text{ox}}} = \frac{0.34 \times 10^{-12} \,\text{Fcm}^{-1}}{500 \times 10^{-8} \,\text{cm}} = 6.8 \times 10^{8} \,\text{F/cm}^{2}$$

EXAMPLE 3-2 CONT.

$$V_{T0n} = V_{FB} - 2\phi_{F(sub)} - \frac{Q_{B0}}{C_{ox}}$$

$$\varepsilon_{ox} = 0.34 \times 10^{-12} Fcm^{-1},$$

$$\varepsilon_{si} = 1.06 \times 10^{-12} Fcm^{-1}$$

Q_{B0} :

$$\begin{split} Q_{B0} &= -\sqrt{2qN_A \epsilon_{Si} \left| -2\phi_{F(sub)} \right|} \\ &= -\sqrt{2(1.6x10^{19}\,\mathrm{C})(10^{16}\,\mathrm{cm}^{-3})(1.06\,x10^{-12}\,\mathrm{Fcm}^{-1})\,|\,2\,x\,0.35\,\mathrm{V}|} \\ &= -4.87\,x\,10^{-8}\,\mathrm{C/cm^2} \end{split}$$

$$\frac{Q_{B0}}{C_{ox}} = \frac{-4.87 \times 10^8 \text{ C/cm}^2}{6.8 \times 10^8 \text{ F/cm}^2} = -0.72 \text{ V}$$

$$V_{T0n} = -1.04 \text{ V} - 2(-0.35 \text{ V}) - (-0.72 \text{ V}) = 0.38 \text{ V}$$

EXAMPLE 3.3 Consider the n-channel MOS transistor in Example 3.2:

substrate doping density $N_A = 10^{16}~cm^{-3}$, gate oxide thickness $t_{ox} = 500~Angstroms$, substrate Fermi potential $\Phi_{F(sub)} = -0.35~V$ zero subtrate bias threshold voltage $V_{T0n} = 0.38~V$ dielectric permativities: $\epsilon_{ox} = 0.34~x~10^{-12}Fcm^{-1}$, $\epsilon_{Si} = 1.06~x~10^{-12}Fcm^{-1}$. In digital circuit design, the condition $V_{SB} = 0$ can not always be quaranteed for all transistors. Plot the threshold voltage V_T as a function of V_{SB} .

$$V_{Tn} = V_{T0n} + \gamma \left(\sqrt{|-2\phi_F| + V_{SB}|} - \sqrt{|-2\phi_F|} \right)$$

γ - Body-effect coefficient:


$$F = C/V$$


$$\gamma = \frac{\sqrt{2 \, q N_A \, \epsilon_{Si}}}{C_{ox}} = \frac{\sqrt{2(1.6 \, x 10^{-19} \, C)(10^{16} \, cm^{-3})(1.06 \, x 10^{-12} \, Fcm^{-1})}}{6.8 \, x \, 10^8 \, F/cm^2}$$
$$= \frac{5.824 \, x 10^{-8} \, C/V^{-1/2} cm^2}{6.8 \, x \, 10^8 \, C/V cm^2} = 0.85 \, V^{1/2}$$

EXAMPLE 3-3 CONT.

$$V_{Tn} = V_{T0n} + \gamma \left(\sqrt{|-2\phi_F + V_{SB}|} - \sqrt{|-2\phi_F|} \right)$$
 where
$$V_{T0n} = 0.38V \quad \text{(from EX 3-2)}$$


$$\gamma = 0.85 \, V^{1/2}$$






MOSFET I-V Characteristics

FET Band Diagram at Equilibrium



MOS Operation: A Qualitative View



n-channel MOSFET cross-sections under different operating conditions: (a) linear region for $V_G > V_T$ and $V_D < (V_G - V_T)$; (b) onset of saturation at pinch-off, $V_G > V_T$ and $V_D = (V_G - V_T)$; (c) strong saturation, $V_G > V_T$ and $V_D > (V_G - V_T)$.

I-V Equations of NFET

MOSFET CURRENT - VOLTAGE CHARACTERISTICS

$$\begin{split} I_{D} = & \frac{\mu_{n} \, C_{ox}}{2} \frac{W}{L} [2(V_{GS} - V_{T0}) \, V_{DS} - V_{DS}^{2}] \\ = & \frac{k'}{2} \frac{W}{L} [2(V_{GS} - V_{T0}) \, V_{DS} - V_{DS}^{2}] & \underbrace{k' = \mu_{n} \, C_{ox}}_{[k' -> KP \text{ in SPICE}]} \\ = & \frac{k}{2} [2(V_{GS} - V_{T0}) \, V_{DS} - V_{DS}^{2}] & \underbrace{k = k' \frac{W}{L}} \end{split}$$


NFET in saturation region


MOSFET CURRENT - VOLTAGE CHARACTERISTICS

$$V_{DS} \ge V_{GS} - V_{T0} = V_{DSAT}$$
 SATURATION REGION

$$\begin{split} I_{D} &= \frac{\mu_{n} C_{ox}}{2} \frac{W}{L} [2(V_{GS} - V_{T0}) V_{DS} - V_{DS}^{2}] \Big|_{@V_{DS}} = V_{DSAT} = V_{GS} - V_{T0} \\ &= \frac{\mu_{n} C_{ox}}{2} \frac{W}{L} [2(V_{GS} - V_{T0})(V_{GS} - V_{T0}) - (V_{GS} - V_{T0})^{2}] \end{split}$$

$$I_{D}(sat) = \frac{\mu_{n} C_{ox}}{2} \frac{W}{L} (V_{GS} - V_{T0})^{2}$$






NFET in saturation region: 2nd order effects

11

MOSFET CURRENT - VOLTAGE CHARACTERISTICS



$$I_{D}(sat) = \frac{\mu_{n} C_{ox}}{2} \frac{W}{L'} (V_{GS} - V_{T0})^{2} = \frac{\mu_{n} C_{ox}}{2} \frac{W}{L(1 - \frac{\Delta L}{L})} (V_{GS} - V_{T0})^{2}$$
where $\Delta L \propto \sqrt{V_{DS} - V_{DSAT}}$

emperical relation:
$$\frac{1}{1 - \frac{\Delta L}{L}} = 1 + \lambda V_{DS} \qquad [\lambda -> LAMBDA in SPICE]$$

$$\lambda = \text{channel length modulation coefficient (V}^{-1})$$

NFET in saturation region: complete

MOSFET CURRENT - VOLTAGE CHARACTERISTICS


$$\begin{split} I_{D}(sat) &= \frac{\mu_{n} C_{ox}}{2} \frac{W}{L'} (V_{GS} - V_{T0})^{2} = \frac{\mu_{n} C_{ox}}{2} \frac{W}{L (1 - \frac{\Delta L}{L})} (V_{GS} - V_{T0})^{2} \\ &\frac{1}{1 - \frac{\Delta L}{L}} = 1 + \lambda V_{DS} \qquad \text{assume } \lambda V_{DS} << 1 \end{split}$$

$$I_{D}(sat) = \frac{\mu_{n} C_{ox}}{2} \frac{W}{L} (V_{GS} - V_{T0})^{2} (1 + \lambda V_{DS})$$

$$I_{D}(lin) = \frac{\mu_{n} C_{ox}}{2} \frac{W}{L} [2(V_{GS} - V_{T0})V_{DS} - V_{DS}^{2}] (1 + \lambda V_{DS})$$

LEVEL 1 Model

12



Current-Voltage equation of the nMOS

$$I_D = 0 \qquad \qquad \text{for} \qquad V_{GS} < V_T \qquad \qquad (3.54)$$

$$I_{D}(lin) = \frac{\mu_{n} \cdot C_{ox}}{2} \cdot \frac{W}{L} \cdot \left[2 \cdot (V_{GS} - V_{T})V_{DS} - V_{DS}^{2} \right] \quad \text{for} \qquad V_{GS} \ge V_{T}$$
and
$$V_{DS} < V_{GS} - V_{T}$$
(3.55)

$$I_{D}(sat) = \frac{\mu_{n} \cdot C_{ox}}{2} \cdot \frac{W}{L} \cdot (V_{GS} - V_{T})^{2} \cdot (1 + \lambda \cdot V_{DS}) \text{ for } V_{GS} \ge V_{T}$$
and
$$V_{DS} \ge V_{GS} - V_{T}$$
(3.56)

Current-Voltage equation of the pMOS


$$I_D = 0$$
 for $V_{GS} > V_T$ (3.57)


$$I_{D}(lin) = \frac{\mu_{p} \cdot C_{ox}}{2} \cdot \frac{W}{L} \cdot \left[2 \cdot (V_{GS} - V_{T})V_{DS} - V_{DS}^{2} \right] \quad \text{for} \qquad V_{GS} \leq V_{T}$$
and
$$V_{DS} > V_{GS} - V_{T}$$
(3.58)

$$I_{D}(sat) = \frac{\mu_{p} \cdot C_{ox}}{2} \cdot \frac{W}{L} \cdot (V_{GS} - V_{T})^{2} \cdot (1 + \lambda \cdot V_{DS}) \text{ for } V_{GS} \leq V_{T}$$
and
$$V_{DS} \leq V_{GS} - V_{T}$$
(3.59)


MOSFET CURRENT - VOLTAGE CHARACTERISTICS

MEASUREMENT OF PARAMETERS $(V_{T0}, \gamma, \lambda, k_{p}, k_{p})$





EFFECTIVE CHANNEL LENGTH AND WIDTH



SPICE Parameters


$$L_{\text{eff}} = L_{\text{M}} - 2CD - DL$$

LD -> under diffusion

DL -> error in photolith and etch


$$W_{eff} = W_{M} - OW$$
SPICE Parameters

DW -> error in photolith and etch




MOSFET Capacitance Models

MOSFET CAPACITANCES




MOSFET CAPACITANCES




C_{db}, C_{sb} -> Junction Capacitances





$$C_{gb} = C_{ox} W L_{eff}$$
 $C_{gs} = C_{gd} = 0 \blacktriangleleft$
(no conducting channel in cut-off)


MOSFET - Linear Region



$$C_{gb} = 0$$


$$C_{gs} = (1/2) C_{ox} W L_{eff}$$

$$C_{gd} = (1/2) C_{ox} W L_{eff}$$




Capacitance Summary


Capacitance	Cut-off	Linear	Saturation
C _{gb} (total)	$C_{\text{ox}}WL_{\text{eff}}$	$0 + C_{GB0}$	$0 + C_{GB0}$
C _{gd} (total)	$0 + C_{GD0}$	$0.5C_{_{ m ox}}WL_{_{ m eff}}+$ $C_{_{ m GD0}}$	$0 + C_{GD0}$
C _{gs} (total)	$0 + C_{GS0}$	$0.5C_{ox}WL_{eff} + C_{GS0}$	$(2/3)C_{ox}WL_{eff}$ + C_{GS0}




Capacitance Summary

Capacitance	Cut-off	Linear	Saturation
C _{gb} (total)	$C_{\text{ox}}WL_{\text{eff}}$	$0 + C_{GB0}$	$0 + C_{GB0}$
C _{gd} (total)	$0 + C_{GD0}$	$0.5C_{ox}WL_{eff} + C_{GD0}$	$0 + C_{GD0}$
C _{gs} (total)	$0 + C_{GS0}$	$0.5C_{ox}WL_{eff} + C_{GS0}$	$(2/3)C_{ox}WL_{eff} + C_{GS0}$







Drain/Source Capacitance



Drain/Source Capacitance





- Notice that external bias voltages V which can be V_{SB} or V_{DB} will be assigned as positive values but they should be used in all equations as negative numbers because source and drain are n^+ materials and bulk is p material.
- In all equations where we use V if voltage is given as positive value in the problem statement use it as negative value
- Please see Examples 3.8 and 3.9 from the textbook on pages 159 thru 162

n*, p Junctions

$$C_{J}(V) = \left| \frac{dQ_{J}}{dV} \right| = \frac{AC_{J0}}{\left(1 - \frac{V}{\phi_{0}}\right)^{m}} = \frac{(AS, D) \cdot CJ}{\left(1 - \frac{V}{PB}\right)^{MJ}}$$
(F) [AS, AD -> Source, Drain Areas in SPICE]
$$CJ = C_{J0} = \sqrt{\frac{q \epsilon_{Si}}{2} \left(\frac{N_{A}N_{D}}{N_{A} + N_{D}}\right) \frac{1}{\phi_{0}}}$$
(F/cm²) [CJ -> C_{j0} in SPICE]
$$CJ = C_{J0} = \sqrt{\frac{q \epsilon_{Si}}{2} \left(\frac{N_{A}N_{D}}{N_{A} + N_{D}}\right) \frac{1}{\phi_{0}}}$$
(F/cm²) [MJ -> m in SPICE]
$$CJ = C_{J0} = \sqrt{\frac{q \epsilon_{Si}}{2} \left(\frac{N_{A}N_{D}}{N_{A} + N_{D}}\right) \frac{1}{\phi_{0}}}$$
(F/cm²)

EQUIVALENT LINEAR LARGE SIGNAL CAPACITANO
$$C_{j}(V) \approx AC_{j0} \cdot \frac{-\phi_{0}}{(V_{2}-V_{1})(1-m)} [(1-\frac{V_{2}}{\phi_{0}})^{1-m} - (1-\frac{V_{1}}{\phi_{0}})^{1-m}]$$

$$0 < K_{eq} < 1 \longrightarrow Voltage Equivalence Factor$$

$$where V_{j} \le V \le V_{2}$$

$$V = Ext Bias \longrightarrow V_{SB}, V_{DB}$$

$$C_{j}(V) = AC_{j0}K_{eq} = (AS, D) \cdot CJ \cdot K_{eq}$$

$$C_{j0\,s\,w} = \sqrt{\frac{\epsilon_{si}\,q}{2}} \left(\frac{N_{A}(sw)N_{D}}{N_{A}(sw) + N_{D}}\right) \frac{1}{\phi_{0\,s\,w}} \ \text{(F/cm^2)} \ \text{[CJSW -> C_{jsw} in SPICE]}$$
 Since all sidewalls have depth = x_{j} :
$$C_{jsw} = C_{j0sw}\,x_{j} \ \text{(F/cm)}$$
 [MJSW -> $m(sw)$ in SPICE] [XJ -> x_{j} in SPICE]

29

EQUIVALENT LARGE SIGNAL CAPACTIANCE

$$C_{jsw}(V) \approx PC_{jsw}K_{eq}(sw)$$
 $P = sidewall perimeter$


$$K_{eq}(sw) = \frac{-\phi_{0sw}}{(V_2 - V_1)(1 - m(sw))} \left[(1 - \frac{V_2}{\phi_{0sw}})^{1 - m(sw)} - (1 - \frac{V_1}{\phi_{0sw}})^{1 - m(sw)} \right]$$

$$m(sw) = \frac{1}{2} \text{ for an abrupt junction}$$

EXAMPLE 4

Determine the total junction capacitance at the drain, i.e. C_{db}, for the n-channel enhancement MOSFET in Fig. 1. The process

parameters are



Source, Drain are surrounded by p⁺ channel-stop. The substrate is biased at 0V. Assume the drain voltage range is 0.5 V to 5.0 V.

 $CI = 1.35 \times 10^{-8} \text{ F/cm}^2$

PB = 0.896 V

PBSW = 0.975 V

 $CJSW = 5.83 \times 10^{-12} \text{ F/cm}$

$$C_{j}(V) = AC_{j0}K_{eq} = AD \cdot CJ \cdot K_{eq}$$

$$V2 = -5V \text{ and } V1 = -0.5V$$

$$K_{eq} = \frac{-PB}{(V_{2} - V_{1})(1 - MJ)} [(1 - \frac{V_{2}}{PB})^{1 - MJ} - (1 - \frac{V_{1}}{PB})^{1 - MJ}]$$

$$CJSW = 5.83 \times 10^{-1}$$

$$PBSW = 0.896 \text{ V}$$

$$V3 = -1 \times 10^{-4} \text{ cm}$$

$$V3 = -1 \times 10^{-4} \text{ cm}$$

$$V3 = -1 \times 10^{-4} \text{ cm}$$

$$V4 = -1 \times 10^{-4} \text{ cm}$$

$$V5 = -1 \times 10^{-4} \text{ cm}$$


$$V7 = -1 \times$$


$$= \frac{2 \cdot 0.896 \, V}{(5 \, V - 0.5 \, V)} \left[\left(1 + \frac{5 \, V}{0.896 \, V} \right)^{1/2} - \left(1 + \frac{0.5 \, V}{0.896 \, V} \right)^{1/2} \right] = 0.52$$

$$C_{jsw}(V) = PC_{jsw}K_{eq}(sw) = PD \cdot CJSW \cdot K_{eq}(sw)$$

$$K_{eq}(sw) = \frac{-PBSW}{(V_2 - V_1)(1 - MJSW)} \left[\left(1 - \frac{V_2}{PBSW}\right)^{1 - MJSW} - \left(1 - \frac{V_1}{PBSW}\right)^{1 - MJSW} \right]$$

$$= \frac{2 \cdot 0.975 \, V}{(5 \, V - 0.5 \, V)} \left[\left(1 + \frac{5 \, V}{0.975 \, V}\right)^{1/2} - \left(1 + \frac{0.5 \, V}{0.975 \, V}\right)^{1/2} \right] = 0.53 \approx K_{eq}$$





MOSFET Scaling

MOSFET - SCALING

SCALING -> refers to ordered reduction in dimensions of the MOSFET and other VLSI features

- Reduce Size of VLSI chips.
- Change operational charateristics of MOSFETs and parasitics.
- Phyiscal limits restrict degree of scaling that can be achieved.

SCALING FACTOR =
$$\alpha > 1 --> S$$

First-order "constant field" MOS scaling theory:

The electric field E is kept constant, and the scaled device is obtained by applying a dimensionless scale-factor α to reduce dimensions by $(1/\alpha)$ and maintain E unchanged:

- a. All dimensions, including those vertical to the surface $(1/\alpha)$
- b. device voltages $(1/\alpha)$
- c. the concentration densities (α) .

$$(1/\alpha)/(1/\alpha) = 1$$
 $\alpha(1/\alpha) = 1$

$$E_{ox} = V_{GS} / t_{ox}$$
 \iff
$$E = \frac{q}{\epsilon} N_{A} x$$

MOSFET - SCALING

Alternative Scaling Rules:

Constant Voltage Scaling, i.e. V_{DD} is kept constant, while the process dimensions are scaled by $(1/\alpha)$.

- a. All dimensions, including those vertical to the surface $(1/\alpha)$
- b. device voltages (1)
- c. the concentration densities (α^2) to preserve charge-field relations.

$$1/(1/\alpha) = \alpha \qquad \alpha^{2}(1/\alpha) = \alpha$$

$$E_{ox} = V_{GS} / t_{ox} \qquad \Longleftrightarrow \qquad E = \frac{q}{\epsilon} N_{A} x$$

Lateral Scaling: only the gate length is scaled $L = 1/\alpha$ (gate-shrink).

Scaling Effects

Influence of Scaling on MOS Device Performance

PARAMETER		SCALING MODEL	
	Constant Field	Constant Voltage	Lateral
Length (L)	1/α	1/α	$1/\alpha$
Width (W)	1/α	1/α	1
Supply Voltage (V)	1/α	1	1
Gate Oxide thickness (t _{ox})	1/α	1/α	1
Junction depth (X _j)	1/α	1/α	1
Substrate Doping (N _A)	α	α^2	1
Current (I) - (W/L) $(1/t_{ox})V^2$	1/α	α	α
Power Dissipation (P) - IV	$1/\alpha^2$	α	α
Power Density (P/Area)	1	**(\alpha^3)**	α^2
Electric Field Across Gate Oxide -	V/t_{ox} 1	α	1
Load Capacitance (C) - WL (1/t _{ox})	1/α	1/α	1/α
Gate Delay (T) - VC/I	1/α	$1/\alpha^2$	$1/\alpha^2$

Important 2nd Order Effects

Short Channel Effects - L_{eff} --> x_{j}

Narrow Channel Effects - W --> x_{dm}

Subthreshold Current - $V_{GS} < V_{T0}$

Short Channel Effect - L (source, drain diffusion depth)

 V_{T0} (short channel) = V_{T0} (long channel) - ΔV_{T0}

$$\Delta V_{T0} \approx 8.15 \times 10^{-20} \eta \frac{v_{DS}}{L_{eff}^3 C_{ox}}$$
 (Lvl 3)

[SPICE Parameter: ETA -> η = imperical parameter]

Narrow Channel Effect - W --> X_{dm} (depletion region depth) V_{T0} (narrow channel) = V_{T0} (long channel) + ΔV_{T0}

$$\Delta V_{T0} \approx \frac{\delta(\pi \epsilon_{SI} | 2\Phi_F|)}{4W C_{ax}}$$
 (Lvl 2 & 3)

[SPICE Parameter: DELTA -> δ = imperical parameter]

Subthreshold Current - V_{GS} < V_{TO}

$$I_D(weak inversion) = I_{on} e^{(V_{op} - V_{on})(q lnkT)}$$
 (Spice Model)

 $I_{on} = I_{D}$ in strong inversion and $V_{GS} = V_{on}$ is the boundary weak and strong inversion