



McKelvey School of Engineering

Spring Semester 2023

CSE463M: Digital Integrated Circuit Design and Architecture

Final Assign #4 – Final Report

Sterling Lech

Byeongchan Gwak



Table of Contents

1. Objective of this project
2. Block diagram
3. Anticipated timing diagram
4. List of all parts used in this project
5. Schematic
6. Schematic timing diagram result
7. Layout
8. Layout timing diagram result
9. Investigation of how fast CLOCK signal can be


1. Objective of this project

- My team will design a CMOS chip that will perform simplified DES in hardware on 8-bit Input = 11101100 using 10-bit Input key k = 1100010110.

2. Block diagram



3. Anticipated timing diagram



4. List of all parts used in this project

- * There are many parts to complete the Simplified DES.
- * Below is the list of all parts.

For basic operation

INVERTOR

NAND

XOR2

XOR4

For bit control

P10

P8

P4

SHIFT 1

SHIFT 3

EP

SWITCH

IP

IP Invert

For selection

2:1 mux

16:1 mux

For Enable

ENABLE

For CLK

D-LATCH

D Flip flop


For SBox

SBox Red


SBox Green

5. Schematic


* INVERTOR




* NAND




* XOR




* XOR4




* P10




* P8




* P4




* SHIFT 1




* SHIFT 3




* EP




* SWITCH




* IP




* IP Invert




* 2:1 mux




* 16:1 mux




* ENABLE




* D-LATCH




* D Flip flop




* SBox Red




* SBox Green




* Test setup for the DES.



* Whole DES schematic. It's a bit long and I split the image file in half. Below is the first one.




* Below is the second half.



6. Schematic timing diagram result

* Test result: CLK, ENABLE, Input(I1, I2, ..., I8), Key(K1, K2, ..., K10), Output(O1, O2, ..., O8)




Transient Response

Name Vis

Tue Apr 25 17:52:47


1

2023




7. Layout


* INVERTOR




* NAND




* XOR2




* XOR4




* P10




* P8




* P4




* SHIFT 1




* SHIFT 3




* EP




* SWITCH




* IP




* IP Invert




* 2:1 mux




* 16:1 mux




* ENABLE




* D-LATCH




* D Flip flop




* SBox Red




* SBox Green




* Test setup for the DES.




* Whole DES layout. The size is checked with the ruler.






8. Layout timing diagram result

* Test result: CLK, ENABLE, Input(I1, I2, ..., I8), Key(K1, K2, ..., K10), Output(O1, O2, ..., O8)





9. Investigation of how fast CLOCK signal can be(CSE563)

- The current clock rate is 10 MHz, or 100 ns. What needs to be considered to increase the clock speed is the parasitic capacitance. Looking at the graph above, the delay due to parasitic capacitance is about 10 ns. In the end, it is concluded that even if CLOCK is increased as much as possible, it is difficult to reduce it to less than 10 ns.