
Digital IC Design and Architecture




Combinational Logic and Circuits

Static CMOS Circuit


At every point in time (except during the switching transients) each gate output is connected to either V_{DD} or V_{ss} via a low-resistive path.

The outputs of the gates assume at all times the value of the Boolean function, implemented by the circuit (ignoring, once again, the transient effects during switching periods).

This is in contrast to the dynamic circuit class, which relies on temporary storage of signal values on the capacitance of high impedance circuit nodes.




Static Complementary CMOS



- PUN and PDN are dual logic networks
- PUN and PDN functions are complementary


NMOS Transistors in Series/Parallel Connection

Transistors can be thought as a switch controlled by its gate signal NMOS switch closes when switch control input is high



NMOS Transistors pass a "strong" 0 but a "weak" 1


PMOS Transistors in Series/Parallel Connection PMOS switch closes when switch control input is low




PMOS Transistors pass a "strong" 1 but a "weak" 0


Threshold Drops


PUN – Pull Up Network





PDN – Pull Down Network






Complementary CMOS Logic Style

• PUP is the <u>DUAL</u> of PDN (can be shown using DeMorgan's Theorem's)

$$\overline{A+B} = \overline{A}\overline{B}$$

$$\overline{AB} = \overline{A} + \overline{B}$$

• The complementary gate is inverting




AND = NAND + INV

Example Gate: NAND

A	В	Out
0	0	1
0	1	1
1	0	1
1	1	0


Truth Table of a 2 input NAND gate




PDN: G = A B \Rightarrow Conduction to GND PUN: F = $\overline{A} + \overline{B} = \overline{AB} \Rightarrow$ Conduction to V_{DD} $\overline{G(In_1, In_2, In_3, ...)} = F(\overline{In_1}, \overline{In_2}, \overline{In_3}, ...)$

Example Gate: NOR


	A	В	Out	
	0	0	1	
	0	1	0	
	1	0	0	
	1	1	0	
Truth Table of a 2 input NOR gate				



Complex CMOS Gate




Digital IC Design and Architecture




Combinational Logic: CMOS Implementation

CMOS LOGIC GATES

2-INPUT NOR (NR2)




nMOS Net ON, pMOS Net OFF or nMOS Net OFF, pMOS Net ON



Symmetrical EQUIV INV

$$\begin{split} k_{\text{pEQV}} &= k_{\text{nEQV}} \text{ or } k_{\text{pEQV}}/k_{\text{nEQV}} = 1 \text{ and } V_{\text{Tn}} = |V_{\text{Tp}}| => V_{\text{th}}(\text{INV}) = V_{\text{DD}}/2 \\ V_{\text{th}}(\text{NR2}) &= V_{\text{DD}}/2 => k_{\text{p}} = 4k_{\text{n}} \end{split}$$

PARASITIC CAPS FOR CMOS NR2 (CONSERVATIVE)



WORST CASE for PULL-UP => $V_1 = 0$, $V_2 = V_{DD} -> 0 & V_x = low -> high <math>C_{load-NR2} \approx 2C_{dbn} + 2C_{dbp} + C_{sbp} + C_{int} + C_{gb} = 2C_{dbn} + 3C_{dbp} + C_{int} + C_{gb}$

WORST CASE for PULL-DOWN => $V_1 = 0$, $V_2 = 0$ -> V_{DD} & $V_x = high$ -> low $C_{load-NR2} \approx 2C_{dbn} + 2C_{dbp} + C_{sbp} + C_{int} + C_{gb} = 2C_{dbn} + 3C_{dbp} + C_{int} + C_{gb}$ NRn: $C_{load-NRn} \approx nC_{dbn} + (2n-1)C_{dbp} + C_{int} + C_{gb}$

CMOS NR DESIGN STRATEGIES

NR2:

1. Symmetric Inverter $V_{th} = V_{DD}/2$:

$$V_{th}(NR2) = V_{DD}/2 => k_p = 4k_n$$

2. Propogation delay τ_{PHL} or τ_{PLH} :

$$\begin{split} \tau_{\text{PHL-NR2}} \approx & \frac{C_{load-NR2}}{2kn(\text{VDD-VT0n})} \left[\frac{2V_{\text{T0n}}}{V_{\text{DD}} - V_{\text{T0n}}} + ln \left(\frac{4(V_{\text{DD}} - V_{\text{T0n}})}{V_{\text{DD}}} - 1 \right) \right] \\ \tau_{\text{PLH-NR2}} \approx & \frac{C_{load-NR2}}{\frac{k_p(\text{VDD-|VT0p|})}{2}} \left[\frac{2|V_{\text{T0p}}|}{V_{\text{DD}}} + ln \left(\frac{4(V_{\text{DD}} - |V_{\text{T0p}}|)}{V_{\text{DD}}} - 1 \right) \right] \end{split}$$


NRn:

1. Symmetric Inverter $V_{tb} = V_{DD}/2$:

$$V_{th}(NRn) = V_{DD}/2 => k_p = n^2 k_n$$

2. Propogation delay τ_{PHL} or τ_{PLH} :

$$\begin{split} \tau_{PHL-NRn} \approx & \frac{C_{load-NRn}}{nkn(VDD-VT0n)} \left[\frac{2V_{T0n}}{V_{DD}} + ln \left(\frac{4(V_{DD}-V_{T0n})}{V_{DD}} - 1 \right) \right] \\ \tau_{PLH-NRn} \approx & \frac{C_{load-NRn}}{\frac{k_p(VDD-|VT0p|)}{n}} \left[\frac{2\left|V_{T0p}\right|}{V_{DD}} + ln \left(\frac{4\left(V_{DD}-V_{T0n}\right)}{V_{DD}} - 1 \right) \right] \end{split}$$




Symmetrical EQUIV INV

$$k_{pEQV} = k_{nEQV}$$
 and $V_{Tn} = |V_{Tp}| \Rightarrow V_{th}(INV) = V_{DD}/2$

$$V_{th}(ND2) = V_{DD}/2 => k_n = 4k_p$$

PARASITIC CAPS FOR CMOS ND2 (CONSERVATIVE) 2



$$\begin{aligned} &C_{\text{gdn1}} = C_{\text{gdn2}} = C_{\text{gdn}} \\ &C_{\text{dbn1}} = C_{\text{dbn2}} = C_{\text{dbn}} \\ &C_{\text{gdp1}} = C_{\text{gdp2}} = C_{\text{gdp}} \\ &C_{\text{dbp1}} = C_{\text{dbp2}} = C_{\text{dbp}} \\ &C_{\text{gsp1}} = C_{\text{gsp2}} = C_{\text{gsp}} \\ &C_{\text{sbp1}} = C_{\text{sbp2}} = C_{\text{sbp}} \end{aligned}$$

WORST CASE for PULL-UP => $V_1 = V_{DD}$, $V_2 = V_{DD}$ -> 0 & $V_x = low$ -> high $C_{load-ND2} \approx 2C_{dbn} + C_{sbn} + 2C_{dbp} + C_{int} + C_{gb} = 3C_{dbn} + 2C_{dbp} + C_{int} + C_{gb}$

WORST CASE for PULL-DOWN => $V_1 = V_{DD}$, $V_2 = 0$ -> V_{DD} & $V_x = high$ -> low $C_{load-ND2} \approx 2C_{dbn} + C_{sbn} + 2C_{dbp} + C_{int} + C_{gb} = 3C_{dbn} + 2C_{dbp} + C_{int} + C_{gb}$ NDn: $C_{load-NDn} \approx (2n-1)C_{dbn} + nC_{dbp} + C_{int} + C_{gb}$

CMOS ND DESIGN STRATEGIES

ND2:

1. Symmetric Inverter $V_{th} = V_{DD}/2$:

$$V_{th}(ND2) = V_{DD}/2 => k_n = 4k_p$$

2. Propogation delay τ_{PHL} or τ_{PLH} :

$$\begin{split} &\tau_{PHL-ND2} \approx \frac{C_{load-ND2}}{\frac{kn(VDD-VT0n)}{2}} \left[\frac{2V_{T0n}}{V_{DD} - V_{T0n}} + ln \left(\frac{4(V_{DD} - V_{T0n})}{V_{DD}} - 1 \right) \right] \\ &\tau_{PLH-ND2} \approx \frac{C_{load-ND2}}{2kp(VDD-|VT0p|)} \left[\frac{2\left|V_{T0p}\right|}{V_{DD}} + ln \left(\frac{4\left(V_{DD} - \left|V_{T0p}\right|\right)}{V_{DD}} - 1 \right) \right] \end{split}$$

NDn:

1. Symmetric Inverter $V_{th} = V_{DD}/2$: $V_{th}(NDn) = V_{DD}/2 => k_n = n^2k_n$


2. Propogation delay τ_{PHL} or τ_{PLH} :

$$\begin{split} &\tau_{\text{PHL-NDn}} \approx \frac{C_{load-\text{NDn}}}{\frac{kn(\text{VDD-VT0n})}{n}} \left[\frac{2V_{T0n}}{V_{\text{DD}} - V_{T0n}} + ln \left(\frac{4(V_{\text{DD}} - V_{\text{T0n}})}{V_{\text{DD}}} - 1 \right) \right] \\ &\tau_{\text{PLH-NDn}} \approx \frac{C_{load-\text{NDn}}}{nk_p(\text{VDD-|VT0p})} \left[\frac{2\left|V_{T0p}\right|}{V_{\text{DD}} - \left|V_{T0p}\right|} + ln \left(\frac{4\left(V_{\text{DD}} - \left|V_{T0p}\right|\right)}{V_{\text{DD}}} - 1 \right) \right] \end{split}$$


TYPICAL CMOS NAND AND NOR DELAYS

Delays for a Family of NAND & NOR gates


- 1. $W_n = 6.4 \mu m$, $L_n = 1 \mu m$, and $W_p = 12.8 \mu m$, $L_p = 1 \mu m$.
- 2. $t_{\text{input-rise/fall}} = 0.1 \text{ ns}$ and $C_{\text{load}} = 0 \rightarrow 1 \text{ pF}$.



NR2 Layout Example



ND2 Layout Example





COMPLEX LOGIC GATES

$$Z = \overline{A(D + E) + BC}$$

"OR" OPS PERFORMED BY PARALLEL CONECTED DRIVERS.


- "AND" OPS PERFORMED BY SERIES CONNECTED DRIVERS.
- "INVERSION" IS PROVIDED BY NATURE OF MOS CIRCUIT OP.





EQV INVERTER (for case G4 where A = B = C = D = E = 1)

$$\left(\frac{\mathbf{W}}{\mathbf{L}}\right)_{EQV} = \frac{1}{\left(\frac{\mathbf{W}}{\mathbf{L}}\right)_{B}} + \frac{1}{\left(\frac{\mathbf{W}}{\mathbf{L}}\right)_{C}} + \frac{1}{\left(\frac{\mathbf{W}}{\mathbf{L}}\right)_{A}} + \frac{1}{\left(\frac{\mathbf{W}}{\mathbf{L}}\right)_{D}} + \left(\frac{\mathbf{W}}{\mathbf{L}}\right)_{D} + \left(\frac{\mathbf{W}}{\mathbf{L}}\right)_{E}$$




DESIGN STRATEGY:

- 1. Identify all WORST CASE Paths (e.g. Class 1).
- 2. Determine nMOS transistor sizes such that each Class 1 path has (W/L)_{row}


$$\left(\frac{W}{L}\right)_{A} = \left(\frac{W}{L}\right)_{D} = 2\left(\frac{W}{L}\right)_{EQV}$$

$$\left(\frac{W}{L}\right)_{A} = \left(\frac{W}{L}\right)_{E} = 2\left(\frac{W}{L}\right)_{EQV}$$

$$\left(\frac{W}{L}\right)_{A} = \left(\frac{W}{L}\right)_{C} = 2\left(\frac{W}{L}\right)_{EQV}$$



OTIMIZED LAYOUT OF COMPLEX FULL CMOS GATES




VDD


GND


ARBITRARY ORDERING OF GATE COLUMNS S D VDD_{s} VDD Α E^s В $^{d}_{B_{s}}$

Euler path - connected sequence of edges n, p diffusions for common Euler paths have layouts with no diffusion breaks.

MINIMIZE NUMBER OF DIFFUSION BREAKS








ALGORYTHYM FOR LINE OF GATES LAYOUT STYLE


- 1. Find all Euler paths that cover the graph.
- 2. Find common n- and p- Euler paths.
- 3. If no Euler paths are found in step 2, break the gate in the minimum number of places that to achieve step 2 with separate common Euler paths.

FULL CMOS XOR GATE





AOI & OAI GATES

AOI -> AND-OR-INVERT (for SUM - of - PRODUCTS Realization)
OAI -> OR-AND-INVERT (for PRODUCT - of - SUMS Realization)




OAI -> OR-AND-INVERT (for PRODUCT - of - SUMS Realization)






Pseudo-nMOS OAI Realization



CMOS Transmission Gates (TGs) & TG Logic

SYMBOLS




SWITCH CHARACTERISTICS

<u>Input</u>

0 a → bo Strong 0

1 a __o __ b Strong 1



nMOS: SAT

pMOS: SAT

$$R_{eqn} = \frac{2(V_{DD} - V_{out})}{k_{n}(V_{DD} - V_{out} - V_{Tn})^{2}}$$

$$R_{eqp} = \frac{2(V_{DD} - V_{out})}{k_p(V_{DD} - |V_{Tp}|)^2}$$

REGION 2

nMOS: SAT

pMOS: LIN

$$R_{eqn} = \frac{2(V_{DD} - V_{out})}{k_{n}(V_{DD} - V_{out} - V_{Tn})^{2}}$$

$$\begin{split} R_{eqp} &= \frac{2(V_{DD} - V_{out})}{k_{p} \Big[2(V_{DD} - |V_{Tp}|)(V_{DD} - V_{out}) - (V_{DD} - V_{out})^{2} \Big]} \\ &= \frac{2}{k_{p} \Big[2(V_{DD} - |V_{Tp}|) - (V_{DD} - V_{out}) \Big]} \end{split}$$


REGION 3


nMOS: OFF


pMOS: LIN

$$R_{eqn} = \infty$$

$$R_{eqp} = \frac{2}{k_{p} \left[2 \left(V_{DD} - |V_{Tp}| \right) - \left(V_{DD} - V_{out} \right) \right]}$$







TRANSMISSION GATE LAYOUTS


Simple and small, but no metal lines can pass horizontally



poly used to achieve horizontal metal1 transparency




metal2 used to achieve horizontal metal1 transparency



horizontal, via metal1

metal2 used to achieve vertical metal1 transparency


2-INPUT MULTIPLEXER




$$output = A.s + B$$
 $.\overline{s}$

A	В	S	S	outpu
X	0	0	1	0 (B)
X	1	0	1	1 (B)
0	X	1	0	0 (A)
1	x	1	0	1 (A)

XOR (COMPLEMENTARY PASS-TRANSISTOR LOGIC OR CPL)





SOME OF THE FUNCTIONS REALIZED BY THE BOOLEAN FUNCTION UNIT (CPL)

OPERATION (Z)	$\mathbf{F_{i}}$	F_2	F_3	F_4
NOR(A,B)	0	0	0	1
XOR(A,B)	0	1	1	0
NAND(A,B)	0	1	1	1
AND(A,B)	1	0	0	0
OR(A,B)	1	1	1	0