


Suitable topology for the complete power generation unit







Grid Inverter Assembly





Conversion Blocks(MATLAB Functions)




Active front end converter, Inverter Part










DC Bus Voltage Controller



d-q to RYB conversion and then Generation of Gate signals for converter (PWM)

```
P=10e3;%Given power
1
     Vbat=800; %Assuming Vbattery
2
     Vll=400; %Given for grid
3
     Vdcref=757; % for m=0.826
4
     C1=750e-6; %Large capacitance to keep voltage ripple under control
5
     Rbat=(P/Vdcref)*(Vbat-Vdcref);
6
     w=2*pi*50; %balanced well behaved grid at 50Hz
7
     wl=2*pi*50*l;
8
9
     l=5e-3;
10
     r=0.001;
11
12
     ka=Vdcref/2;
13
     t precharge=0.4; %precharge time
14
     t pll=0.3; %time when pll starts
15
     t c=0.5; %time when current controller starts
16
     t v=0.75; %time when voltage controller starts
17
     Vq=1.5*sqrt(2)*Vll/sqrt(3);
18
19
     fsw 1=5e3;
20
     tau fl=1/100;
21
22
23
24
     %%d axis current controller both parameters 1 easy, start
25
     %%q axis current controller both paramerters 1
26
27
     %%current controller%%
28
     fbi=fsw_1/10;
29
     kpi 1=1.03; %2*pi*fbi*l/ka;
30
     kii 1=1.03; %2*pi*fbi*r/ka;
31
     tau il=r/ka/kii 1;
32
33
     %%Volatge Controller%%
34
     kl=Vq/Vdcref;
35
     tau_1l=tau_fl+tau_il;
36
     PM=pi*75/180; %phase margin is 75 degree
37
     a_l=tan(PM)+sqrt((tan(PM))^2+1);
38
     kpw 1=1.03; %2*C1/kl/a l/tau 1l;
39
     kiw_1=1.03; %kpw_1/a_l^2/tau_1l;
40
     % pll controller both parameters are 1.75
41
```

Parameters for the AFEC

The controller parameters are derived using analysis of bode plot where aim is to maintain system stability and improve bandwidth. The current controller gains (kpi_1, kii_1) are based on the system's inductance, resistance, and a frequency term fbi. The voltage controller gain kl is determined by the voltage ratio, and gains (kpw_1, kiw_1) are calculated using phase margin and time constants to ensure system stability. The PLL controller parameters are empirically set to 1.75 for phase tracking.

Working of the model and Inferences

PLL control turns on at 0.8 seconds, Current Controller at 1 sec and Voltage controller at 1.4. Because of different switching instants the various waveforms can be studied.

- As the stimulation Starts pre- charging takes place, capacitor gets charged and discharge with the grid voltage being supplied, As the Phase Locking Loop starts at 0.8 seconds there is some change and at around 1.2 seconds we can see that the output voltage on the inverter side is in phase with the grid input voltage and also the magnitude is same¹ (This is the task of PLL, important for grid synchronisation and unity power factor operation of the inverter, due to same magnitude, phase no reactive power transfer occurs from grid to load or load to grid; some ripples do exist in the inverter output voltage). Phase gets locked almost properly at 0.5 seconds
- At 0.5 sec the current controller comes into action and improves the settling of the DC reference voltage by tracking the **d and q components of the grid current**, A PI controller is utilised for tracking of d-axis and q-axis grid currents.
- Finally at 0.75 seconds the voltage controller comes into action which leads to selling of the DC bus voltage to the desired value and it then remains constant. Using large capacitors can smoothen the reference voltage, using smaller value capacitor could lead to some ripples in the dc voltage but the average value of the DC bus voltage will be as set in the reference only. Feed-Forward compensation is also done for the sake of maintaining the linearity of the system and rejecting any noise and disturbances and improving current and voltage regulation.
- To check the correct the Battery voltage is changed at 2 sec to 600 V from 800V (initial value), it is
 being observed that the DC bus voltage remains fairly set at the referenced value, but the current in
 inverter changes direction, that is the direction of current reverse in the DC load attached to the
 inverter(or DC bus, i.e. DC bus current reverses polarity). This implies that power is being supplied
 by the grid to the load, in contrast to the former case where active-power was being fed to the grid by
 settling the Battery voltage greater than the DC bus voltage.

Settling of Reference DC Bus Voltage

The voltage perfectly settles at around 0.76 seconds (0.01 second after switching on of current controller). Even after changing the voltage of battery i.e. change in the load the value remains constant (see around 2 seconds).

Value of DC bus voltage is Referenced at 757 V.

Modulation Index is =0.863

$$V = \frac{v_g \sqrt{2}}{\sqrt{3}} = \frac{mV_{dc}}{2}c$$

Here Vg=400 (Line-to-line) and m=0.863 and hence DC bus voltage is 757V.



Inverter Voltage Waveform


¹ This could also be checked by checking the phase difference between beta component of grid voltage and cos thetha generated from PLL, they should be in phase

Value of Capacitor such that voltage ripple is within 5% of nominal voltage: 750microFarad


Grid-side output current THD should be restricted within 5 % under rated load conditions For that value of Inductor: 5.8mH Value of Resistance=0.015 ohm

System should maintain unity power factor under all operating conditions

This means one component out of d or q for the grid must be set to zero, This is done by using Phase Locked Loop, finally the voltage on grid and inverter side are qual in magnitude and in phase hence only active power transfer takes place.




Grid Voltage (Yellow) and Inverter Voltage(Blue) in phase and locked Slight disturbance occurs due to the switching on of the voltage controller. In steady state the phase are locked and magnitudes are equal.




Costhetha generated and Vg_beta are in phase, another way to check accurate working of PLL **Response of d-axis current control loop**

2022ES11203- Khushee Binwal, Project2



Value settles to 0 as referenced



The reference value(blue) is tracked(yellow) by the controller effectively