

Learning gem5 — Part III Modeling Cache Coherence with Ruby and SLICC

Jason Lowe-Power

http://learning.gem5.org/

https://faculty.engineering.ucdavis.edu/lowepower/



gem5 history



M5 + GEMS

M5: "Classic" caches, CPU model, master/slave port interface

GEMS: Ruby + network



Outline



Ruby overview


SLICC controller details

Configuring Ruby

A few other small things











Ruby



L1 Cache controller

L2 Cache controller

L1 Cache controller

On-chip interconnect

Directory controller

DMA Controller

Directory controller

YYY Controller



Ruby components



Controller models (e.g., caches)

Controller topology (how are can

Network model (e.g., on-chip r

Main goal Flexibility, not usability

Interface ("classic" ports in/out)



Controller Models



Implemented in SLICC

Code for controllers is "generated" via SLICC compiler

SLICC: Specification Language including Cache Coherence







TABLE 8.1: MSI Directory Protocol—Cache Controller												
	load	store	replacement	Fwd-GetS	Fwd-GetM	Inv	Put-Ack	Data from Dir (ack=0)	Data from Dir (ack>0)	Data from Owner	Inv-Ack	Last-Inv-Ack
I	send GetS to Dir/IS ^D	send GetM to Dir/IM ^{AD}										
ISD	stall	stall	stall			stall		-/S		-/S		
IM ^{AD}	stall	stall	stall	stall	stall			-/M	-/IM ^A	-/M	ack	
IM ^A	stall	stall	stall	stall	stall						ack	-/M
S	hit	send GetM to Dir/SM ^{AD}	send PutS to Dir/SI ^A			send Inv-Ack to Req/I						
SM ^{AD}	hit	stall	stall	stall	stall	send Inv-Ack to Req/IM ^{AD}		-/M	-/SM ^A	-/M	ack	
SM ^A	hit	stall	stall	stall	stall						ack	-/M
M	hit	hit	send PutM+data to Dir/MI ^A	send data to Req and Dir/S	send data to Req/I							
MI ^A	stall	stall	stall	send data to Req and Dir/SI ^A	send data to Req/II ^A		-/I					
SIA	stall	stall	stall			send Inv-Ack to Req/II ^A	-/I					
II ^A	stall	stall	stall				-/I					

From: *A Primer on Memory Consistency and Cache Coherence*Daniel J. Sorin, Mark D. Hill, and David A. Wood



SLICC original purpose



**Actual output

	Load	<u>Store</u>	Replacement	<u>FwdGetS</u>	<u>FwdGetM</u>	<u>Inv</u>	PutAck	<u>DataDirNoAcks</u>	<u>DataDirAcks</u>	<u>DataOwner</u>	InvAck	LastInvAck	
Ī	a aT gS pQ / IS D	a aT gM pQ / IM AD											Ī
<u>IS D</u>	<u>z</u>	<u>z</u>	<u>z</u>			<u>z</u>		wd dT xLh pR/S		wd dT xLh pR / S			<u>IS D</u>
IM AD	<u>z</u>	<u>z</u>	<u>z</u>	<u>z</u>	<u>Z</u>			wd dT xSh pR/M	wd sa pR / IM A	wd dT xSh pR/M	<u>da pR</u>		IM AD
IM A	<u>z</u>	<u>z</u>	<u>z</u>	<u>z</u>	<u>z</u>						<u>da pR</u>	dT xSh pR / M	IM A
<u>S</u>	<u>Lh pQ</u>	aT gM pQ / SM AD	<u>pS</u> / <u>SI A</u>			iaR d pF / I							<u>s</u>
SM AD	<u>Lh pQ</u>	<u>Z</u>	<u>z</u>	<u>z</u>	<u>Z</u>	iaR pF / IM AD		wd dT xSh pR/M	wd sa pR / SM A	wd dT xSh pR/M	<u>da pR</u>		SM AD
SM A	<u>Lh pQ</u>	<u>z</u>	<u>z</u>	<u>z</u>	<u>Z</u>						<u>da pR</u>	dT xSh pR / M	SM A
<u>M</u>	<u>Lh pQ</u>	Sh pQ	<u>pM</u> / <u>MI A</u>	cdR cdD pF / S	<u>cdR d pF</u> / <u>I</u>								<u>M</u>
MI A	<u>z</u>	<u>Z</u>	<u>z</u>	cdR cdD pF / SI A	<u>cdR pF</u> / <u>II A</u>		<u>d pF / I</u>						MI A
SI A	<u>z</u>	<u>z</u>	<u>z</u>			<u>iaR pF</u> / <u>II A</u>	<u>d pF / I</u>						SI A
II A	<u>Z</u>	<u>Z</u>	<u>Z</u>				<u>d pF / I</u>						II A
	<u>Load</u>	<u>Store</u>	Replacement	<u>FwdGetS</u>	<u>FwdGetM</u>	Inv	PutAck	DataDirNoAcks	DataDirAcks	<u>DataOwner</u>	InvAck	LastInvAck	



Examples



This is a *very* quick overview

See http://learning.gem5.org/book/part3 for more details

Based on coherence protocols in Synthesis Lecture

A Primer on Memory Consistency and Cache Coherence

Daniel J. Sorin, Mark D. Hill, and David A. Wood



MSI-cache.sm





MSI-cache.sm



L1 Cache_Controller.py

- SimObject "declaration file
- · bool send_eNerties rank.
- Just a SimObject

Switch!



L1Cache_Entry.cc/hh

ioller.cc/hh

AbstractController

enfiles!ject

L1Cache_State.cc/hh

L1Cache_Transitions.cc/hh

L1Cache_Wakeup.cc/hh

Others...



Cache state machine outline



Parameters:

Cache memory: Where the data is stored

Message buffers: Sending/receiving messages from network

State declarations: The stable and transient states

Event declarations: State machine events that will be "triggered"

Other structures and functions: Entries, 7BEs, get/setState, etc.

In ports: Trigger events based on incoming messages

Actions: Execute single operations on cache structures

Transitions: Move from *state* to *state* and execute *actions*



Cache memory



See src/mem/ruby/structures/CacheMemory

Stores the cache data (Entry) and the state (State)

cacheProbe() returns the replacement address if cache is full

Important! Must call setMRU on each access!



Message buffers



Declaring is confusing!

```
MessageBuffer * requestToDir, network="To", virtual_network="0", vnet_type="request";

MessageBuffer * forwardFromDir, network="From", virtual_network="1", vnet_type="forward";

Switch!
```


peek(): Get the head message

pop(): Remove head message (don't forget this!)

isReady(): Is there a message?

recycle(): Move the head to the tail (better perf., but unrealisitic)

stallAndWait(): Move (stalled) message to different buffer





State declarations



```
state_declaration(State, desc="Cache
I, AccessPermission:Invalid)
```

AccessPermission: Used for functional accesses



Event declarations



```
enumeration(Event, desc="Cache events") {
// From the processor/sequencer/mandatory queue
Load,
                desc="Load from processor";
                desc="Store from processor";
Store,
// Internal event (only triggered from processor requests)
Replacement, desc="Triggered when block is chosen as victim";
// Forwarded request from other cache via dir on the forward network
FwdGetS,
                desc="Directory sent us a request to satisfy GetS. ";
                      "We must have the block in M to respond to this.";
FwdGetM,
                desc="Directory sent us a request to satisfy GetM. ";
```



Other structures and functions



Entry: Declare the data structure for each entry Block data, block state, sometimes others (e.g., tokens)

TBE/TBETable: Transient Buffer Entry

Like an MSHR, but not exactly (allocated more often)

Holds data for blocks in *transient* states

get/set State, AccessPermissions, functional read/write
Required to implement AbstractController
Usually just copy-paste from examples



Ports/Message buffers



Not gem5 ports!

out_port: "Rename" the message buffer and declare message type

in_port: Much of the SLICC "magic" here.

Called every cycle

Look at head message

Trigger events

Switch!





In ports

Weird syntax! Automatically populates "in_msg" in the following block



```
in port(forwar
 if (forward_in isReady(clockEdge())) {
  peek(forward_in ) RequestMsg) {
    Fntrv cache_entry := getCacheEntry(in_msg.addr);
    TBE tbe := TBEs[in_msg.addr];
     if (in_msg.Type == CoherenceRequestType:GetS) {
        trigger Event:FwdGetS, in_msg.addr, cache_entry, tbe);
       else
```

• • •

Trigger() looks for a *transition*. It also ensures resources available.



Actiq

Like "peek", but populates out_msg



```
action(sendGetM, "gM", desc="Send GetM to the directory") {
enqueue (request_out, RequestMsg.
    out_msg.addr
                          iceRe u
   out_msg.Type
                                        :GetM;
   out msg.D
                                       licit in actions. These
                  are passed in via trigger() in in_port.
    out_msg.M
    out_msg.R
                        address, cache entry, the
```



Transitions

Begin state



End state

Either event

```
transition({IM_AD, SM_AD}, [DataDirNoAcks, DataOwner),
    writeDataToCuche:
    deallocateTBE;
    externalStoreHit;
    popResponseQueue;
Either state
```



Complete protocol



file:///C:/Users/jason/Downloads/html/index.html





More details at

http://learning.gem5.org/book/part3



Ruby config scripts

gem5

Don't follow gem5 style closely :(

Require lots of boilerplate



Ruby config scripts



- 1. Instantiate the controllers

 Here is where you pass all of the options from the *.sm file
- 2. Create a *Sequencer* for each CPU More details in a moment

3. Create and connect all of the network routers



Creating the topology




Usually hidden in "create_topology" (see configs/topologies)

Problem: These make assumptions about controllers

Inappropriate for non-default protocols

Point-to-point example










self.routers = [Switch(rout

Ports -> Ruby interface








Ruby -> Memory





Any controller can connect its "memory" port.
Usually, only "directory controllers.

You can send messages on this port in SLICC with queueMemoryRead/Write

Responses come on special message buffer (responseFromMemory)



CPU->Ruby: Sequencers




Confusing: Two names, same thing: RubyPort and Sequencer

Sequencer is a MemObject (classic ports)

Converts gem5 packets to RubyRequests

New messages delivered to the "MandatoryQueue"









Configuration

configs/network Configuration of network models

configs/topologies Default cache topologies

configs/ruby Protocol config and Ruby config

Ruby config: configs/ruby/Ruby.py

Entry point for Ruby configs and helper functions

Selects the right protocol config "automatically"



Don't be afraid to dig into the compiler! It's often *necessary*.



SLICC

src/mem/slicc

Code for the compiler

src/mem/ruby/slicc_interface

Structures used only in generated code

AbstractController





src/mem/ruby/structures

Structures used in Ruby (e.g., cache memory, replace policy)

src/mem/ruby/system

Ruby wrapper code and entry point

RubyPort/Sequencer

RubySystem: Centralized information, checkpointing, etc.





src/mem/ruby/common

General data structures, etc.

src/mem/ruby/filters

Bloom filters, etc.

src/mem/ruby/network

Network model

src/mem/ruby/profiler

Profiling for coherence protocols



Current protocols (src/mem/protocol)



GPU rfo (Read for ownership GPU-CPU protocol)

GPU VIPER ("Realistic" GPU-CPU protocol)

GPU VIPER Region (HSA paper)

Garnet standalone (No coherence, just traffic injection)

MESI Three level (like two level, but with L0 cache)

MESI Two level (private L1s shared L2)

MI example (Example: Do not use for performance)

MOESI AMD (??)

MOESI CMP directory

MOESI CMP token

MOESI hammer (Like AMD hammer protocol for opteron/hyper transport)



Things not covered



Writing a coherence protocol

Virtual networks

Stalling requests

Extra transient states

Debugging a coherence protocol

RubyRandomTester + ProtocolTrace

Other Ruby debug flags also useful



Questions?



We covered

Ruby's design

SLICC state machine files

parameters, message buffers, ports, events, states, actions, transitions

How to configure Ruby

Standard protocols and topologies



More resources



http://learning.gem5.org/book

http://gem5.org/SLICC

http://gem5.org/Ruby

