
vdd_a
vss_a
vdd_d
vss_d
vdd_dac
vss_dac
en_comp
en_init
en_samp_n
en_samp_p
en_update
seq_comp
seq_init
seq_samp
seq_update
clkgate
clk_comp
clk_init
clk_samp_n
clk_samp_p
clk_update
vin_n
comp_out
sampdriver_n
clk_in
clk_out
clk_out_b
samp_n
clk
clk_b
vin
vout
comp
dout_n
dout_p
vin_n
vin_p
dac_diffcaps
capdriver_n_diff
dac_drive_invert
dac_drive[15:0]
dac_state[15:0]
caparray_n
cap_botplate_diff[15:0]
cap_topplate_out
cap_botplate_main[15:0]
cap_topplate_in
salogic_dual
clk_update
dac_state_n[15:0]
dac_state_p[15:0]
comp_n
comp_p
dac_astate_n[15:0]
dac_astate_p[15:0]
dac_bstate_n[15:0]
dac_bstate_p[15:0]
dac_mode
capdriver_p_diff
capdriver_n_main
capdriver_p_main
caparray_p
sampdriver_p
samp_p
16
0