
spi_reg
reset_b
spi_cs_b
spi_sclk
spi_sdi
rst_b
spi_cs_b
spi_sclk
spi_sdi
spi_bits[179:0]
spi_sdo
180
adc_inst
dac_astate_n[15:0]
dac_astate_p[15:0]
dac_bstate_n[15:0]
dac_bstate_p[15:0]
dac_diffcaps
dac_mode
en_comp
en_init
en_samp_n
en_samp_p
en_update
seq_comp
seq_init
seq_samp
seq_update
comp_out
vdd_a
vdd_d
vdd_dac
vin_n
vin_p
vss_a
vss_d
vss_dac
16
vss_dac
vdd_d
vin_n
vdd_a
comp_out
seq_comp
seq_init
seq_samp
seq_logic
vss_d
vdd_dac
vss_a
vin_p
spi_sdo