SEQ_PLL_APPLIED_TOGGLE
SEQ_PLL_BUSY
SEQ_PLL_LOCKED
SEQ_PLL_ERROR
SEQ_PLL_ACTIVE_N[4:0]
COMP_IDELAY_ACTUAL[5:0]
COMP_IDELAY_RDY
8
1
LED_OUT[7:0]
not
AMPEN_B
0
$procmux$3772
MUX
32
$procmux$3774
MUX
32
$procmux$3777
MUX
COMP_IDELAY_TAPS[5:0]
0:5
6
16
6
COMP_IDELAY_LOAD
inst_gpio1
BUS_ADD[31:0]
BUS_CLK
BUS_RD
BUS_RST
BUS_WR
BUS_DATA[7:0]
IO[15:0]
SEQ_PLL_REQUEST_N[4:0]
0:4
5
16
5
SEQ_PLL_APPLY_TOGGLE
BUS_DATA[7:0]
8
inst_gpio2
BUS_ADD[31:0]
BUS_CLK
BUS_RD
BUS_RST
BUS_WR
BUS_DATA[7:0]
IO[15:0]
FASTRX_FIFO_READ_NEXT
inst_gpio
BUS_ADD[31:0]
BUS_CLK
BUS_RD
BUS_RST
BUS_WR
BUS_DATA[7:0]
IO[7:0]
8
inst_seq_gen
BUS_ADD[31:0]
BUS_CLK
BUS_RD
BUS_RST
BUS_WR
SEQ_CLK
SEQ_EXT_START
BUS_DATA[7:0]
SEQ_OUT[63:0]
BUS_ADD[31:0]
inst_fast_spi_rx
BUS_ADD[31:0]
BUS_CLK
BUS_RD
BUS_RST
BUS_WR
FIFO_READ
SCLK
SDI
SEN
BUS_DATA[7:0]
FIFO_DATA[31:0]
FIFO_EMPTY
32
SEQ_CLK
mux
MUX
32
FASTRX_FIFO_DATA_OUT[31:0]
32
1
4
3
5
2
6
7
0
mux
MUX
BUS_CLK
or
SEQ_RESET
add
1
BUS_RST
or
RESET
BUS_RD
$procdff$3779
D
Q
BUS_WR
inst_spi
BUS_ADD[31:0]
BUS_CLK
BUS_RD
BUS_RST
BUS_WR
EXT_START
SDO
SPI_CLK
BUS_DATA[7:0]
SCLK
SDI
SEN
SLD
SPI_SCLK
SPI_SDI
not
SPI_CS_B
0
SPI_CLK
mux
MUX
SPI_SDO
mux
MUX
FASTRX_FIFO_EMPTY
COMP_OUT
mux
MUX
SEQ_SER_DATA[63:0]
64
33
32
RST_B
32