


FRIDA ADC configuration and sequencer timing



Top: abbreviated 180-bit SPI transaction. Bottom: INIT, SAMP, COMP, and LOGIC sequencer tracks (cycles 0-39). Cycles 0-1 reset/init; 2-3 sample; 4 comparator precharge; 5-25 SAR bit trials; 26-39 idle.