

180-bit SPI configuration register

Transmitted MSB first: bit 179 $\rightarrow$ bit 0

`mux_sel` [179:176]

mux

`ADC configuration` [175:64]

16 consecutive 7-bit fields, high bit to low bit

...

<code>ADC(N+2) cfg</code> 7 bits	<code>ADC(N+1) cfg</code> 7 bits	<code>ADC N cfg</code> 7 bits
-------------------------------------	-------------------------------------	----------------------------------

`ADC N cfg`: [70 + 7N : 64 + 7N], N = 0, ..., 15

`shared DAC state` [63:0]

<code>astate_p</code> [63:48]	<code>bstate_p</code> [47:32]
<code>astate_n</code> [31:16]	<code>bstate_n</code> [15:0]

`ADC0 cfg` [70:64] (N = 0)

70 dac_ diffcaps	69 dac_ mode	68 en_ update	67 en_ comp	66 en_samp_ n	65 en_samp_ p	64 en_ init
------------------------	--------------------	---------------------	-------------------	---------------------	---------------------	-------------------