


QUARTUS 4


ΧΡΗΣΤΟΣ ΚΑΡΑΓΙΑΝΝΙΔΗΣ AM 4375

ΜΥΡΩΝΑΣ ΚΟΥΦΟΠΟΥΛΟΣ AM 4398




ΜΕΡΟΣ 1^ο : Συνδιαστικά Κυκλώματα


Ερώτημα 1^ο



```
1  library IEEE;
2  use IEEE.std_logic_1164.all;
3
4  entity MUX4_1 is
5  port (
6      D : in std_logic_vector(0 to 3);
7      SEL: in std_logic_vector(1 downto 0);
8      Y: out std_logic);
9  end MUX4_1;
10
11 architecture RTL of MUX4_1 is
12 begin
13     Y <= D(0) when SEL="00" else D(1) when SEL="01" else D(2) when SEL="10" else D(3);
14 end RTL;
```



ΣΤΑΤΙΚΗ ΧΡΟΝΙΚΗ ΑΝΑΛΥΣΗ




MUX4_1.vhd | Waveform1.vwf

	Registered Performance	tpd	tsu	tco	th	Custom Delays
	Slack	Required P2P Time	Actual P2P Time	From	To	
1	N/A	None	13.962 ns	D[0]	Y	
2	N/A	None	12.668 ns	SEL[1]	Y	
3	N/A	None	12.486 ns	D[2]	Y	
4	N/A	None	12.190 ns	D[3]	Y	
5	N/A	None	9.059 ns	SEL[0]	Y	
6	N/A	None	8.534 ns	D[1]	Y	

Η μέγιστη χρονική καθυστέρηση του κυκλώματος είναι 13,962ns από το D[0] στο Y

- Simulation Report
- Legal Notice
- Flow Summary
- Flow Settings
- Simulator
 - Summary
 - Settings
 - Simulation Waveform
 - Simulation Coverage
 - INI Usage
 - Messages




ΜΕΡΟΣ 1^ο : Συνδιαστικά Κυκλώματα

Ερώτημα 2^ο

```
abc MUX4_1.vhd | abc MUX16_1.vhd | quartus4.bdf


1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  ENTITY MUX16_1 is port(
5      D : in std_logic_vector (0 to 15);
6      SEL: in std_logic_vector (3 downto 0);
7      F: out std_logic);
8  END MUX16_1;
9
10 ARCHITECTURE RTL OF MUX16_1 IS
11 COMPONENT MUX4_1
12     port(
13         D : in std_logic_vector (0 to 3);
14         SEL: in std_logic_vector (1 downto 0);
15         Y: out std_logic);
16 END COMPONENT;
17
18     SIGNAL Y: STD_LOGIC_VECTOR(0 to 3);
19
20 BEGIN
21
22 u0:MUX4_1 port map(D=>D(0 to 3), SEL=> Sel(1 downto 0), Y=>Y(0));
23 u1:MUX4_1 port map(D=>D(4 to 7), SEL=> Sel(1 downto 0), Y=>Y(1));
24 u2:MUX4_1 port map(D=>D(8 to 11), SEL=> Sel(1 downto 0), Y=>Y(2));
25 u3:MUX4_1 port map(D=>D(12 to 15), SEL=> Sel(1 downto 0), Y=>Y(3));
26 u4:MUX4_1 port map(D=>Y, SEL=> Sel(3 downto 2), Y=>F);
27
28 END RTL;
```



ΣΤΑΤΙΚΗ ΧΡΟΝΙΚΗ ΑΝΑΛΥΣΗ


abc MUX16_1.vhd		quartus4_mux16_1.bdf				
Registered Performance		tpd	tsu	tco	th	Custom Delays
	Slack	Required P2P Time	Actual P2P Time	From	To	
1	N/A	None	12.629 ns	D[9]	F	
2	N/A	None	12.324 ns	D[14]	F	
3	N/A	None	12.261 ns	D[4]	F	
4	N/A	None	11.964 ns	D[13]	F	
5	N/A	None	11.948 ns	D[6]	F	
6	N/A	None	11.824 ns	D[10]	F	
7	N/A	None	11.562 ns	D[11]	F	
8	N/A	None	11.393 ns	D[8]	F	
9	N/A	None	11.273 ns	D[15]	F	
10	N/A	None	11.108 ns	SEL[2]	F	
11	N/A	None	10.986 ns	D[12]	F	
12	N/A	None	10.887 ns	D[7]	F	
13	N/A	None	10.871 ns	D[5]	F	
14	N/A	None	10.188 ns	SEL[3]	F	
15	N/A	None	9.577 ns	D[1]	F	
16	N/A	None	9.132 ns	D[0]	F	
17	N/A	None	8.548 ns	SEL[0]	F	
18	N/A	None	8.532 ns	SEL[1]	F	
19	N/A	None	8.251 ns	D[2]	F	
20	N/A	None	7.608 ns	D[3]	F	

Η μέγιστη χρονική καθυστέρηση είναι 12,629ns από το D[9] στο F.




ΜΕΡΟΣ 1^ο : Συνδιαστικά Κυκλώματα

Ερώτημα 3^ο



```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity FA_vhdl is
5  port (
6      A : in STD_LOGIC;
7      B : in STD_LOGIC;
8      Cin : in STD_LOGIC;
9      S : out STD_LOGIC;
10     Cout : out STD_LOGIC);
11 end FA_vhdl;
12
13 architecture comp of FA_vhdl is
14
15 begin
16
17     S <= A XOR B XOR Cin ;
18     Cout <= (A AND B) OR (Cin AND A) OR (Cin AND B) ;
19
20 end comp;
21
```



ΣΤΑΤΙΚΗ ΧΡΟΝΙΚΗ ΑΝΑΛΥΣΗ

FA_vhdl.vhd

quartus4_meros1_erwtima3.bdf

Registered Performance

tpd

tsu


tco

th

Custom Delays



	Slack	Required P2P Time	Actual P2P Time	From	To	
1	N/A	None	6.537 ns	B	Cout	
2	N/A	None	6.518 ns	B	S	
3	N/A	None	6.357 ns	A	Cout	
4	N/A	None	6.343 ns	A	S	
5	N/A	None	6.227 ns	Cin	Cout	
6	N/A	None	6.214 ns	Cin	S	

Η μέγιστη χρονική καθυστέρηση είναι 6,537ns απο το B στο Cout





```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  ENTITY FullAdderEightBits is port(
5      A : in std_logic_vector (7 downto 0);
6      B : in std_logic_vector (7 downto 0);
7      Cin : in std_logic;
8      S : out std_logic_vector (7 downto 0);
9      Cout : out std_logic);
10 END FullAdderEightBits;
11
12 ARCHITECTURE FAEB OF FullAdderEightBits IS
13 COMPONENT FA_vhdl1
14     port(
15         A : in STD_LOGIC;
16         B : in STD_LOGIC;
17         Cin : in STD_LOGIC;
18         S : out STD_LOGIC;
19         Cout : out STD_LOGIC);
20 END COMPONENT;
21
22     SIGNAL M: STD_LOGIC_VECTOR(0 to 6);
23
24
25 BEGIN
26
27
28     u0: FA_vhdl1 port map(A=>A(0),B=>B(0),Cin=>Cin, S=>S(0), Cout=>M(0));
29     u1: FA_vhdl1 port map(A=>A(1),B=>B(1),Cin=>M(0), S=>S(1), Cout=>M(1));
30     u2: FA_vhdl1 port map(A=>A(2),B=>B(2),Cin=>M(1), S=>S(2), Cout=>M(2));
31     u3: FA_vhdl1 port map(A=>A(3),B=>B(3),Cin=>M(2), S=>S(3), Cout=>M(3));
32     u4: FA_vhdl1 port map(A=>A(4),B=>B(4),Cin=>M(3), S=>S(4), Cout=>M(4));
33     u5: FA_vhdl1 port map(A=>A(5),B=>B(5),Cin=>M(4), S=>S(5), Cout=>M(5));
34     u6: FA_vhdl1 port map(A=>A(6),B=>B(6),Cin=>M(5), S=>S(6), Cout=>M(6));
35     u7: FA_vhdl1 port map(A=>A(7),B=>B(7),Cin=>M(6), S=>S(7), Cout=>Cout);
36
37 END FAEB;
```




ΣΤΑΤΙΚΗ ΧΡΟΝΙΚΗ ΑΝΑΛΥΣΗ

abc FullAdderEightBits.vhd


Registered Performance	tpd	tsu	tco	th	Custom Delays
	Slack	Required P2P Time	Actual P2P Time	From	To
1	N/A	None	16.716 ns	B[1]	S[7]
2	N/A	None	16.532 ns	A[3]	S[7]
3	N/A	None	16.429 ns	Cin	S[7]
4	N/A	None	16.394 ns	B[3]	S[7]
5	N/A	None	16.177 ns	A[1]	S[7]
6	N/A	None	15.752 ns	B[2]	S[7]
7	N/A	None	15.740 ns	A[2]	S[7]
8	N/A	None	15.149 ns	B[1]	Cout
9	N/A	None	15.149 ns	B[4]	S[7]
10	N/A	None	14.965 ns	A[3]	Cout
11	N/A	None	14.862 ns	Cin	Cout
12	N/A	None	14.827 ns	B[3]	Cout
13	N/A	None	14.813 ns	A[4]	S[7]
14	N/A	None	14.610 ns	A[1]	Cout
15	N/A	None	14.328 ns	A[5]	S[7]
16	N/A	None	14.188 ns	B[5]	S[7]
17	N/A	None	14.185 ns	B[2]	Cout
18	N/A	None	14.173 ns	A[2]	Cout
19	N/A	None	13.582 ns	B[4]	Cout
20	N/A	None	13.576 ns	B[6]	S[7]
21	N/A	None	13.364 ns	A[6]	S[7]
22	N/A	None	13.251 ns	B[1]	S[6]
23	N/A	None	13.246 ns	A[4]	Cout
24	N/A	None	13.142 ns	A[0]	S[7]
25	N/A	None	13.067 ns	A[3]	S[6]

Η μέγιστη χρονική καθυστέρηση είναι 16,716ns από το B[1] στο S[7].



Στο παραπάνω vector waveform βάλαμε να αλλάζει η τιμή του Cin από 0 σε 1 για να δοκιμάσουμε αν λειτουργεί σωστά ενώ ξέρουμε ότι κανονικά θα έπρεπε να είναι μόνιμα στο 0 για να κάνει την κανονική πρόσθεση δύο 8-bit αριθμών .

ΜΕΡΟΣ 1^ο : Συνδιαστικά Κυκλώματα
Ερώτημα 4^ο



The image shows a screenshot of a VHDL code editor window titled "FullAdderEightBitsPlus.vhd". The editor has a toolbar on the left with icons for file operations, compilation, simulation, and debugging. The code is written in VHDL and defines an 8-bit full adder entity. The code is as follows:

```
1  library IEEE;
2  use IEEE.std_logic_1164.all;
3  use IEEE.std_logic_unsigned.all;
4
5  entity FullAdderEightBitsPlus is port (
6      A : in std_logic_vector (7 downto 0);
7      B : in std_logic_vector (7 downto 0);
8      S : out std_logic_vector (7 downto 0));
9
10 end FullAdderEightBitsPlus;
11
12 architecture FAEBP of FullAdderEightBitsPlus is
13 begin
14     S<=A+B;
15 end FAEBP;
```



FullAdderEightBitsPlus.vhd




Compilation Report - Flow Summary



FullAdderEightBitsPlus_BlockDiagr...



Classi




ΣΤΑΤΙΚΗ ΧΡΟΝΙΚΗ ΑΝΑΛΥΣΗ

FullAdderEightBitsPlus.vhd		Compilation Report - Flow Summary				
Registered Performance		tpd	tsu	tco	th	Custom Delays
	Slack	Required P2P Time	Actual P2P Time	From	To	
1	N/A	None	13.628 ns	B[1]	S[6]	
2	N/A	None	13.580 ns	B[0]	S[6]	
3	N/A	None	13.536 ns	B[1]	S[7]	
4	N/A	None	13.488 ns	B[0]	S[7]	
5	N/A	None	13.283 ns	B[1]	S[5]	
6	N/A	None	13.235 ns	B[0]	S[5]	
7	N/A	None	13.209 ns	B[1]	S[4]	
8	N/A	None	13.161 ns	B[0]	S[4]	
9	N/A	None	13.142 ns	B[2]	S[6]	
10	N/A	None	13.102 ns	B[1]	S[3]	
11	N/A	None	13.080 ns	B[1]	S[2]	
12	N/A	None	13.054 ns	B[0]	S[3]	
13	N/A	None	13.050 ns	B[2]	S[7]	
14	N/A	None	13.032 ns	B[0]	S[2]	
15	N/A	None	12.900 ns	B[0]	S[1]	

Η μέγιστη χρονική καθυστέρηση είναι 13,628ns απο το B[1] στο S[6]

- Simulation Report
- Legal Notice
- Flow Summary
- Flow Settings
- Simulator
- Summary
- Settings
- Simulation Waveform
- Simulation Coverage
- INI Usage
- Messages



Σύμφωνα με τη μέγιστη χρονική καθυστέρηση των δύο αθροιστών συμπεραίνουμε ότι ο αθροιστής του ερωτήματος 4 (με τη χρήση του «+») είναι ο πιο γρήγορος απο τους δύο.

FullAdderEightBits.vhd

Registered Performance | tpd | tsu | tco | th | Custom Delays

	Slack	Required P2P Time	Actual P2P Time	From	To
1	N/A	None	16.716 ns	B[1]	S[7]
2	N/A	None	16.532 ns	A[3]	S[7]
3	N/A	None	16.429 ns	Cin	S[7]
4	N/A	None	16.394 ns	B[3]	S[7]
5	N/A	None	16.177 ns	A[1]	S[7]
6	N/A	None	15.752 ns	B[2]	S[7]
7	N/A	None	15.740 ns	A[2]	S[7]
8	N/A	None	15.149 ns	B[1]	Cout
9	N/A	None	15.149 ns	B[4]	S[7]
10	N/A	None	14.965 ns	A[3]	Cout
11	N/A	None	14.862 ns	Cin	Cout
12	N/A	None	14.827 ns	B[3]	Cout
13	N/A	None	14.813 ns	A[4]	S[7]
14	N/A	None	14.610 ns	A[1]	Cout
15	N/A	None	14.328 ns	A[5]	S[7]
16	N/A	None	14.188 ns	B[5]	S[7]
17	N/A	None	14.185 ns	B[2]	Cout
18	N/A	None	14.173 ns	A[2]	Cout
19	N/A	None	13.582 ns	B[4]	Cout
20	N/A	None	13.576 ns	B[6]	S[7]
21	N/A	None	13.364 ns	A[6]	S[7]
22	N/A	None	13.251 ns	B[1]	S[6]
23	N/A	None	13.246 ns	A[4]	Cout
24	N/A	None	13.142 ns	A[0]	S[7]
25	N/A	None	13.067 ns	A[3]	S[6]

Ερώτημα 3

FullAdderEightBitsPlus.vhd

Compilation Report - Flow Summary

Registered Performance | tpd | tsu | tco | th | Custom Delays


	Slack	Required P2P Time	Actual P2P Time	From	To
1	N/A	None	13.628 ns	B[1]	S[6]
2	N/A	None	13.580 ns	B[0]	S[6]
3	N/A	None	13.536 ns	B[1]	S[7]
4	N/A	None	13.488 ns	B[0]	S[7]
5	N/A	None	13.283 ns	B[1]	S[5]
6	N/A	None	13.235 ns	B[0]	S[5]
7	N/A	None	13.209 ns	B[1]	S[4]
8	N/A	None	13.161 ns	B[0]	S[4]
9	N/A	None	13.142 ns	B[2]	S[6]
10	N/A	None	13.102 ns	B[1]	S[3]
11	N/A	None	13.080 ns	B[1]	S[2]
12	N/A	None	13.054 ns	B[0]	S[3]
13	N/A	None	13.050 ns	B[2]	S[7]
14	N/A	None	13.032 ns	B[0]	S[2]
15	N/A	None	12.900 ns	B[0]	S[1]

Ερώτημα 4

ΜΕΡΟΣ 2^ο

Ερώτημα 1^ο


D Flip Flop



The screenshot shows a VHDL code editor with the file name "Q4_DFF.vhd". The code is as follows:

```
1  library IEEE;
2  use IEEE.std_logic_1164.all;
3
4
5  entity Q4_DFF is port (
6      CLK,D,CLR,SET : in std_logic;
7      Q,Qn : out std_logic);
8  end Q4_DFF;
9
10 architecture RTL of Q4_DFF is
11     signal DFF : std_logic;
12 begin
13     seq0: process (CLK,CLR,SET)
14     begin
15         if (CLR='1') then DFF<='0';
16         elsif (SET='1') then DFF<='1';
17         elsif (CLK'event and CLK='1') then DFF<=D;
18         end if;
19     end process;
20     Q<=DFF;
21     Qn<= not DFF;|
22 end RTL;
```

The editor interface includes a toolbar on the left with icons for file operations, editing, and simulation. The top bar shows the file name and two tabs: "Compilation Report - Flow Summary" and "Q4_DFF_BlockDiagramm.b".



ΣΤΑΤΙΚΗ ΧΡΟΝΙΚΗ ΑΝΑΛΥΣΗ


abc Q4_DFF.vhd


Registered Performance						
tpd tsu tco th Custom Delays						
	Slack	Required P2P Time	Actual P2P Time	From	To	
1	N/A	None	6.620 ns	SET	Qn	
2	N/A	None	6.470 ns	CLR	Qn	
3	N/A	None	6.215 ns	SET	Q	
4	N/A	None	6.065 ns	CLR	Q	


Η μέγιστη συχνότητα ρολογιού είναι που μπορεί να χρησιμοποιηθεί είναι:

You are currently converting frequency units from nanosecond(period) to hertz

$6.62 \text{ ns(p)} = 151057401.81269 \text{ Hz}$


nanosecond(period) 



hertz 

6.62

ns(p)




151057401.81269 Hz


Conversion base : 1 ns(p) = 1000000000 Hz

Conversion base : 1 Hz = 1000000000 ns(p)

- Simulation Report
 - Legal Notice
 - Flow Summary
 - Flow Settings
- Simulator
 - Summary
 - Settings
 - Simulation Waveform
 - Simulation Coverage
 - INI Usage
 - Messages





ΜΕΡΟΣ 2^ο
Ερώτημα 1^ο
My Latch



```
1  library IEEE;
2  use IEEE.std_logic_1164.all;
3
4  entity MyLatch is port(
5      Rst,Set,LE,D : in std_logic;
6      Q, Qn : out std_logic);
7  end MyLatch;
8
9  architecture RTL of MyLatch is
10     signal FF: std_logic;
11 begin
12     seq0 :process (Rst, Set, D , LE)
13     begin
14         if Rst = '1' then FF <= '0';
15         elsif Set = '1' then FF <= '1';
16         elsif LE = '1' then FF <= D;
17         end if;
18     end process;
19     Q <= FF;
20     Qn <= not FF;
21 end RTL;
```

MyLatch_BlockDiagramm.bdf



ΣΤΑΤΙΚΗ ΧΡΟΝΙΚΗ ΑΝΑΛΥΣΗ

abc MyLatch.vhd MyLatch_BlockDi

Registered Performance **tpd** tsu tco th Custom Delays

	Slack	Required P2P Time	Actual P2P Time	From	To	
1	N/A	None	9.199 ns	D	Qn	
2	N/A	None	9.199 ns	D	Q	
3	N/A	None	7.524 ns	LE	Qn	
4	N/A	None	7.524 ns	LE	Q	
5	N/A	None	7.254 ns	Rst	Qn	
6	N/A	None	7.254 ns	Rst	Q	
7	N/A	None	7.138 ns	Set	Qn	
8	N/A	None	7.138 ns	Set	Q	

MyLatch.vhd

MyLatch_BlockDiagramm.bdf


MyLatch_Vector/Waveform.vwf

Simulation Rep


- Simulation Report
 - Legal Notice
 - Flow Summary
 - Flow Settings
- Simulator
 - Summary
 - Settings
 - Simulation Wave
 - Simulation Cove
 - INI Usage
 - Messages


Simulation Waveforms

Simulation mode: Timing




Σχηματικό DFF και Latch






ΜΕΡΟΣ 2^ο
Ερώτημα 2^ο



```
1  library IEEE;
2  use IEEE.std_logic_1164.all;
3
4
5  entity Reg8 is port(
6      Set : in std_logic;
7      Clr : in std_logic;
8      Clk : in std_logic;
9      D :in std_logic_vector(7 downto 0);
10     M : out std_logic_vector(7 downto 0));
11 end Reg8;
12
13 architecture Regi8 of Reg8 is
14     signal temp : std_logic_vector(7 downto 0);
15 begin
16     seq0: process (Clr, Clk, Set, D)
17     begin
18         if (Clr='1') then
19             temp<= "00000000";
20         elsif (Set='1') then
21             temp<= "11111111";
22         elsif (Clk'event and Clk='1') then
23             temp<= D;
24         end if;
25     end process;
26     M<=temp;
27 end Regi8;
```

abc Reg8.vhd

Reg8_blockDiagramm.bdf*



ΣΤΑΤΙΚΗ ΧΡΟΝΙΚΗ ΑΝΑΛΥΣΗ

abc Reg8.vhd | Reg8_blockDiagramm.bd

Registered Performance | tpd | tsu | tco | th | Custom Delays

	Slack	Required P2P Time	Actual P2P Time	From	To
1	N/A	None	13.572 ns	Set	M[1]
2	N/A	None	13.094 ns	Set	M[2]
3	N/A	None	11.227 ns	Set	M[7]
4	N/A	None	11.172 ns	Set	M[6]
5	N/A	None	11.158 ns	Set	M[0]
6	N/A	None	10.955 ns	Set	M[4]
7	N/A	None	10.942 ns	Set	M[3]
8	N/A	None	10.919 ns	Set	M[5]
9	N/A	None	9.038 ns	Clr	M[1]
10	N/A	None	8.560 ns	Clr	M[2]
11	N/A	None	6.693 ns	Clr	M[7]
12	N/A	None	6.638 ns	Clr	M[6]
13	N/A	None	6.624 ns	Clr	M[0]
14	N/A	None	6.421 ns	Clr	M[4]
15	N/A	None	6.408 ns	Clr	M[3]
16	N/A	None	6.385 ns	Clr	M[5]

Μέγιστη συχνότητα ρολογιού που μπορεί να χρησιμοποιηθεί είναι:

You are currently converting frequency units from nanosecond(period) to hertz

13.572 ns(p) = 73681108.163867 Hz

nanosecond(period) ↗



hertz ↗

13.572 ns(p)



73681108.163867 Hz


Conversion base : 1 ns(p) = 1000000000 Hz

Conversion base : 1 Hz = 1000000000 ns(p)


- Simulation Report
- Legal Notice
- Flow Summar
- Flow Settings
- Simulator
 - Summary
 - Settings
 - Simulation
 - Simulation
 - INI Usage
 - Messages

Simulation Waveforms


Simulation mode: Timing



ΜΕΡΟΣ 3^ο
Ερώτημα 3^ο



```
1  library IEEE;
2  use IEEE.std_logic_1164.all;
3  use IEEE.std_logic_unsigned.all;
4
5
6  entity EightBit is port(
7      Reset : in std_logic;
8      Set: in std_logic;
9      Clk: in std_logic;
10     En: in std_logic;
11     M : out std_logic_vector(7 downto 0));
12 end EightBit;
13
14 architecture EB of EightBit is
15     signal Y : std_logic_vector(7 downto 0);
16
17 begin
18     seq0 : process(Reset,Set,Clk,En)
19     begin
20         if (Reset='1') then
21             Y<="00000000";
22         elsif (Set='1') then
23             Y<="11111111";
24         elsif(Clk'event and Clk='1' and En='1') then
25             Y<= Y + '1';
26         end if;
27     end process;
28     M<=Y;
29 end EB;
```



Registered Performance

tpd

tsu

tco

th

Custom Delays

	Slack	Required P2P Time	Actual P2P Time	From	To	
1	N/A	None	12.760 ns	Set	M[5]	
2	N/A	None	12.467 ns	Set	M[1]	
3	N/A	None	12.091 ns	Set	M[7]	
4	N/A	None	11.724 ns	Set	M[2]	
5	N/A	None	11.581 ns	Set	M[0]	
6	N/A	None	11.481 ns	Set	M[4]	
7	N/A	None	11.479 ns	Set	M[3]	
8	N/A	None	11.055 ns	Set	M[6]	
9	N/A	None	9.270 ns	Reset	M[5]	
10	N/A	None	8.977 ns	Reset	M[1]	
11	N/A	None	8.601 ns	Reset	M[7]	
12	N/A	None	8.234 ns	Reset	M[2]	
13	N/A	None	8.091 ns	Reset	M[0]	
14	N/A	None	7.991 ns	Reset	M[4]	
15	N/A	None	7.989 ns	Reset	M[3]	
16	N/A	None	7.565 ns	Reset	M[6]	


Η μέγιστη ταχύτητα λειτουργίας είναι 12,76ns.

- Simulation Report
- Legal Notice
- Flow Summary
- Flow Settings
- Simulator
 - Summary
 - Settings
 - Simulation
 - Simulation
 - INI Usage
 - Messages


Simulation Waveforms


Simulation mode: Timing


Master Time Bar: 40.0 ns | Pointer: 6.72 ns | Interval: -33.28 ns | Start:



Και για να δειξουμε οτι οταν φτανει στην τιμη
11111111 παει μετα στην 00000000 :







Q4_ROM.hex

Addr	+0	+1	+2	+3	+4	+5	+6	+7
00	00	20	20	00	20	20	20	20
08	20	20	20	20	20	20	20	20
10	20	20	20	20	20	20	20	20
18	20	20	20	20	20	20	20	20

Οι θέσεις 00 και 03 είναι στην τιμή 00 αντί για 20 για να δέχονται τις 2 4bit εισόδους μας.
Χρησιμοποιούμε 2 θύρες γιατί δεν μπορούμε να βάλουμε 8bit σε μία